參數(shù)資料
型號: S1R72105F00A000
元件分類: 總線控制器
英文描述: SCSI BUS CONTROLLER, PQFP100
封裝: 0.50 MM PITCH, PLASTIC, QFP15-100
文件頁數(shù): 46/99頁
文件大小: 666K
代理商: S1R72105F00A000
S1R72105 Technical Manual
44
EPSON
Rev.1.0
7.5.2.4
EP0 OUT Transaction Control (EP0OutControl)
R/W
Sets operation to OUT Transaction.
USBIndex : 00h
Address
Register Name
Bit Symbol
Description
1Bh
EP0OutControl
7: OutForceNAK
IN Transaction Force NAK
6: OutForceSTALL
IN Transaction Force STALL
5: 0
Reserved
4: 0
Reserved
3: 0
Reserved
2: OutToggleStat
IN Transaction Toggle Status
1: OutToggleClr
IN Transaction Toggle Clear
0: OutToggleSet
IN Transaction Toggle Set
BIT7 OUT Transaction Force NAK
Setting this bit to HIGH returns NAK to IN Transaction.
When the RcvEP0SETUP bit of the MainIntStat register is set to HIGH as a result of completing the SETUP stage, this
bit is set to HIGH while the RcvEP0SETUP bit is HIGH. Therefore, the RcvEP0SETUP bit must be cleared to LOW
to clear this bit to LOW.
If the direction of transfer of data stage is IN, the data stage can be executed by clearing this bit to LOW after setting
the direction by the OUTxIN bit of the EP0Config_1 register.
If the direction of transfer of data stage is OUT, the data stage can be executed by clearing this bit to LOW after the
status stage is ready.
When there is a transaction that is being executed, setting of this bit a fixed period of time after starting transaction
becomes valid from the next transaction.
BIT6 OUT Transaction Force STALL
When this bit is set to HIGH it becomes valid, taking precedence over the setting of the INForceNAK bit.
Setting this bit to HIGH returns STALL to IN Transaction.
When the RcvEP0SETUP bit of the MainIntStat register is set to HIGH as a result of completing the SETUP stage, this
bit is set to LOW while the RcvEP0SETUP bit is HIGH. Therefore, the RcvEP0SETUP bit must be cleared to LOW
to set this bit to HIGH.
When there is a transaction that is being executed, setting of this bit a fixed period of time after starting transaction
becomes valid from the next transaction.
BIT2 OUT Transaction Toggle Status
Shows the state of Toggle Sequence bit during OUT Transaction.
It is set to 1 when SETUP Token is received.
BIT1 OUT Transaction Toggle Clear
Clears the Toggle Sequence bit during IN Transaction to 0.
BIT0 OUT Transaction Toggle Set
Sets the Toggle Sequence bit during IN Transaction to 1.
相關(guān)PDF資料
PDF描述
S1R72803F00A100 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
S1R72C05B08 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72C05B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V17B00A UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
S1R72V18B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1R72803F00A200 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72805F00A2 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72901F00A 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72901F00A200 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72C05 制造商:EPSON 制造商全稱:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers