- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378162 > RM5231A-250-H (PMC-SIERRA INC) RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary PDF資料下載
參數(shù)資料
| 型號： | RM5231A-250-H |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary |
| 中文描述： | 64-BIT, 250 MHz, MICROPROCESSOR, PQFP128 |
| 封裝： | MQFP-128 |
| 文件頁數(shù)： | 11/40頁 |
| 文件大小： | 595K |
| 代理商： | RM5231A-250-H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002174, Issue 2
11
RM5231A Microprocessor with 32-Bit System Bus Data Sheet
Preliminary
3
Hardware Overview
The RM5231A offers a high-level of integration targeted at high-performance embedded
applications. The key elements of the RM5231A are briefly described below.
Superscalar Dispatch
3.1
The RM5231A has an asymmetric superscalar dispatch unit which allows it to issue an integer
instruction and a floating-point computation instruction simultaneously. Integer instructions
include alu, branch, load/store, and floating-point load/store, while floating-point computation
instructions include floating-point add, subtract, combined multiply-add, and converts. In
combination with its high-throughput fully pipelined floating-point execution unit, the superscalar
capability of the RM5231A provides unparalleled price/performance in computationally intensive
embedded applications.
CPU Registers
3.2
The RM5231A contains 32 general purpose registers, two special purpose registers for integer
multiplication and division, a program counter, and no condition code bits. Figure 2 shows the user
visible state.
Figure 2 CPU Registers
3.3
Pipeline
For integer operations, loads, stores, and other non-floating-point operations, the RM5231A uses
the 5-stage pipeline. In addition to the integer pipeline, the RM5231A uses an extended 7-stage
pipeline for floating-point operations.
Figure 3 shows the RM5231A integer pipeline. As illustrated in the figure, up to five integer
instructions can be executing simultaneously.
General Purpose Registers
63
0
Multiply/Divide Registers
63
HI
63
LO
0
r1
r2
0
0
Program Counter
63
PC
r29
r30
r31
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM5231A-300-H | RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary |
| RM5231A-300-HI | RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary |
| RM5231A-350-H | RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary |
| RM5261A | RM5261A⑩ Microprocessor with 64-Bit System Bus Data Sheet Preliminary |
| RM5261A-250-H | RM5261A⑩ Microprocessor with 64-Bit System Bus Data Sheet Preliminary |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM525A-R2 | 制造商:Black Box Corporation 功能描述:2U Wallmount Cabinet, Beige |
| RM5260-133Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5260-150Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5260-175Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5260-200Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。