參數(shù)資料
型號(hào)： RM5231A-250-H
廠商： PMC-SIERRA INC
元件分類： 微控制器/微處理器
英文描述： RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary
中文描述： 64-BIT, 250 MHz, MICROPROCESSOR, PQFP128
封裝： MQFP-128
文件頁數(shù)： 23/40頁
文件大小： 595K
代理商： RM5231A-250-H
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002174, Issue 2
23
RM5231A Microprocessor with 32-Bit System Bus Data Sheet
Preliminary
The RM5231A supports one- to four-byte transfers as well as block transfers on the
SysAD
bus. In
the case of a sub-word transfer, the two low-order address bits give the byte address of the transfer,
and the
SysCmd
bus indicates the number of bytes being transferred.
3.24 Handshake Signals
There are six handshake signals on the system interface. Two of these,
RdRdy*
and
WrRdy*
, are
used by an external device to indicate to the RM5231A whether it can accept a new read or write
transaction. The RM5231A samples these signals before deasserting the address on read and write
requests.
ExtRqst*
and
Release*
are used to transfer control of the
SysAD
and
SysCmd
buses from the
processor to an external device. When an external device needs to control the interface, it asserts
ExtRqst*
. The RM5231A responds by asserting
Release*
to release the system interface to slave
state.
ValidOut*
and
ValidIn*
are used by the RM5231A and the external device respectively to
indicate that there is a valid address, a command, or data on the
SysAD
and
SysCmd
buses. The
RM5231A asserts
ValidOut*
when it is driving these buses with a valid address, a command or
data, and the external agent drives
ValidIn*
when it has control of the buses and is driving a valid
address, a command, or data.
3.25 Non-overlapping System Interface
The RM5231A requires a non-overlapping system interface. This means that only one processor
request may be outstanding at a time and that the request must be serviced by an external device
before the RM5231A issues another request. The RM5231A can issue read and write requests to
an external device, whereas an external device can issue null and write requests to the RM5231A.
For processor reads the RM5231A asserts ValidOut* and simultaneously drives the address and
read command on the
SysAD
and
SysCmd
buses respectively. If the system interface has
RdRdy*
asserted, then the processor tristates its drivers and releases the system interface to the slave state
by asserting
Release*
. The external device can then begin sending data to the RM5231A.
Figure 7 shows a processor block read request and the external agent read response. The read
latency is four cycles (
ValidOut*
to
ValidIn*
), and the response data pattern is
“WWWWWWWW”, indicating that data can be transferred on every clock with no wait states in-
between. Figure 8 shows a processor block write using write response pattern
“WWWWWWWW”, or code 0, of the boot time mode select options.
相關(guān)PDF資料
PDF描述
RM5231A-300-H RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary
RM5231A-300-HI RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary
RM5231A-350-H RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary
RM5261A RM5261A⑩ Microprocessor with 64-Bit System Bus Data Sheet Preliminary
RM5261A-250-H RM5261A⑩ Microprocessor with 64-Bit System Bus Data Sheet Preliminary
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM525A-R2 制造商:Black Box Corporation 功能描述:2U Wallmount Cabinet, Beige
RM5260-133Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5260-150Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5260-175Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5260-200Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*