- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370013 > PowerPC 750CX (IBM Microeletronics) 32-Bit Reduced Instruction Set Computer (RISC) Microprocessors(32位精簡指令集微處理器) PDF資料下載
參數(shù)資料
| 型號： | PowerPC 750CX |
| 廠商： | IBM Microeletronics |
| 英文描述： | 32-Bit Reduced Instruction Set Computer (RISC) Microprocessors(32位精簡指令集微處理器) |
| 中文描述： | 32位精簡指令集計(jì)算機(jī)（RISC）微處理器（32位精簡指令集微處理器） |
| 文件頁數(shù)： | 15/44頁 |
| 文件大小： | 562K |
| 代理商： | POWERPC 750CX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
PowerPC 750CX RISC Microprocessor Datasheet
November 13, 2000
Version 1.1
Page 15
Figure 2. SYSCLK Input Timing Diagram
Table 6: Clock AC Timing Specifications
1,6
See Table 2 on page 12, for recommended operating conditions.
Num
Characteristic
Value
Unit
Notes
Min
Max
Processor frequency
300
500
MHz
6
SYSCLK frequency
31
133
MHz
1
1
SYSCLK cycle time
7.5
32
ns
2,3
SYSCLK rise and fall time (slew rate)
1.0
2.0
volt/ns
2,3
4
SYSCLK duty cycle measured at 0.8V
25
75
%
3
SYSCLK jitter
–
±
150
ps
4,3
Internal PLL relock time
–
100
μ
s
5
Note:
1. Caution: The SYSCLK frequency and the PLL_CFG[0-3] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) fre-
quency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0-3] signal
description in Section “PLL Configuration,” on page 28 for valid PLL_CFG[0-3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4 to 1.2V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. The total input jitter (short term and long term combined) must be under
±
150ps.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock
after a stable V
and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and
subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time
during the power-on reset sequence.
6. For applications with processor frequencies below 300MHz, application conditions need to be investigated.
VM
CV
IL
CV
IH
1
2
4
3
4
SYSCLK
VM - Midpoint Voltage (0.8V)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PowerPC 750 | 32-Bit Embedded Microprocessor(32位精簡指令集嵌入式微處理器) |
| PP-MOD1V2 | ISP INTERFACE MODULE |
| PP01002 | GEHOERSCHUTZ OHRSTOEPSEL 250ST Inhalt pro Packung: 250 Stk. |
| PP0901SA | Direct ProTek Replacement:PP0901SA |
| PP0901SB | Direct ProTek Replacement:PP0901SB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| POWERPLUG15W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUG24W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUS 2C 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 2D 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 4AAA 850MAH | 制造商:Energizer Battery Company 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。