參數(shù)資料
型號： PIC18LF96J65-I/PT
廠商： Microchip Technology
文件頁數(shù)： 94/131頁
文件大?。?/td> 0K
描述： IC PIC MCU FLASH 48KX16 100TQFP
標(biāo)準(zhǔn)包裝： 90
系列： PIC® 18F
核心處理器： PIC
芯體尺寸： 8-位
速度： 41.667MHz
連通性： EBI/EMI，以太網(wǎng)，I²C，SPI，UART/USART
外圍設(shè)備： 欠壓檢測/復(fù)位，POR，PWM，WDT
輸入/輸出數(shù)： 70
程序存儲(chǔ)器容量： 96KB（48K x 16）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 3808 x 8
電壓 - 電源 (Vcc/Vdd)： 2 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 16x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 100-TQFP
包裝： 托盤
2011 Microchip Technology Inc.
DS39762F-page 65
PIC18F97J60 FAMILY
5.2
Master Clear (MCLR)
The MCLR pin provides a method for triggering a hard
external Reset of the device. A Reset is generated by
holding the pin low. PIC18 extended microcontroller
devices have a noise filter in the MCLR Reset path
which detects and ignores small pulses.
The MCLR pin is not driven low by any internal Resets,
including the WDT.
5.3
Power-on Reset (POR)
A Power-on Reset condition is generated on-chip
whenever VDD rises above a certain threshold. This
allows the device to start in the initialized state when
VDD is adequate for operation.
To take advantage of the POR circuitry, tie the MCLR
pin through a resistor (1 k
to 10 k) to VDD. This will
eliminate external RC components usually needed to
create a Power-on Reset delay. A minimum rise rate for
VDD is specified (Parameter D004). For a slow rise
time, see Figure 5-2.
When the device starts normal operation (i.e., exits the
Reset
condition),
device
operating
parameters
(voltage, frequency, temperature, etc.) must be met to
ensure operation. If these conditions are not met, the
device must be held in Reset until the operating
conditions are met.
POR events are captured by the POR bit (RCON<1>).
The state of the bit is set to ‘0’ whenever a Power-on
Reset occurs; it does not change for any other Reset
event. POR is not reset to ‘1’ by any hardware event.
To capture multiple events, the user manually resets
the bit to ‘1’ in software following any Power-on Reset.
5.4
Brown-out Reset (BOR)
The PIC18F97J60 family of devices incorporates a
simple BOR function when the internal regulator is
enabled (ENVREG pin is tied to VDD). Any drop of VDD
below VBOR (Parameter D005), for greater than time,
TBOR (Parameter 35), will reset the device. A Reset
may or may not occur if VDD falls below VBOR for less
than TBOR. The chip will remain in Brown-out Reset
until VDD rises above VBOR.
Once a BOR has occurred, the Power-up Timer will
keep the chip in Reset for TPWRT (Parameter 33). If
VDD drops below VBOR while the Power-up Timer is
running, the chip will go back into a Brown-out Reset
and the Power-up Timer will be initialized. Once VDD
rises above VBOR, the Power-up Timer will execute the
additional time delay.
FIGURE 5-2:
EXTERNAL POWER-ON
RESET CIRCUIT (FOR
SLOW VDD POWER-UP)
5.4.1
DETECTING BOR
The BOR bit always resets to ‘0’ on any Brown-out
Reset or Power-on Reset event. This makes it difficult
to determine if a Brown-out Reset event has occurred
just by reading the state of BOR alone. A more reliable
method is to simultaneously check the state of both
POR and BOR. This assumes that the POR bit is reset
to ‘1’ in software immediately after any Power-on Reset
event. If BOR is ‘0’ while POR is ‘1’, it can be reliably
assumed that a Brown-out Reset event has occurred.
If the voltage regulator is disabled, Brown-out Reset
functionality is disabled. In this case, the BOR bit
cannot be used to determine a Brown-out Reset event.
The BOR bit is still cleared by a Power-on Reset event.
5.5
Configuration Mismatch (CM)
The Configuration Mismatch (CM) Reset is designed to
detect and attempt to recover from random, memory
corrupting
events.
These
include
Electrostatic
Discharge (ESD) events which can cause widespread
single-bit changes throughout the device and result in
catastrophic failure.
In PIC18FXXJ Flash devices, the device Configuration
registers (located in the configuration memory space)
are continuously monitored during operation by com-
paring their values to complimentary shadow registers.
If a mismatch is detected between the two sets of
registers, a CM Reset automatically occurs. These
events are captured by the CM bit (RCON<5>). The
state of the bit is set to ‘0’ whenever a CM event occurs;
it does not change for any other Reset event.
Note 1:
External Power-on Reset circuit is required
only if the VDD power-up slope is too slow.
The diode, D, helps discharge the capacitor
quickly when VDD powers down.
2:
R < 40 k
is recommended to make sure that
the voltage drop across R does not violate
the device’s electrical specification.
3:
R1
1 k will limit any current flowing into
MCLR from external capacitor, C, in the event
of MCLR/VPP pin breakdown, due to
Electrostatic Discharge (ESD), or Electrical
Overstress (EOS).
C
R1(3)
R(2)
D(1)
VDD
MCLR
PIC18FXXJ6X
VDD
相關(guān)PDF資料
PDF描述
PIC24F16KL401-I/P IC MCU 16BIT 16KB FLASH 20-PDIP
PIC24FJ128GA010-I/PF IC PIC MCU FLASH 128KB 100TQFP
PIC24FJ256GA110-I/PF IC PIC MCU FLASH 256K 100TQFP
PIC24FJ256GB110-I/PF IC PIC MCU FLASH 256K 100TQFP
PIC24FJ64GA004-E/ML IC PIC MCU FLASH 64K 44-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC1-R68-JT 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-JTQ 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-JTW 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-KT 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
PIC1-R68-KTQ 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*