參數(shù)資料
型號(hào): PCA9502
廠商: NXP Semiconductors N.V.
英文描述: 8-bit I/O expander with I2C-bus/SPI interface
中文描述: 8位I / O擴(kuò)展接口與I2C-bus/SPI
文件頁數(shù): 6/25頁
文件大小: 125K
代理商: PCA9502
PCA9502_3
NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 13 October 2006
6 of 25
NXP Semiconductors
PCA9502
8-bit I/O expander with I
2
C-bus/SPI interface
8.2 Programmable I/O pins State register (IOState)
When ‘read’, this register returns the actual state of all I/O pins. When ‘write’, each
register bit will be transferred to the corresponding IO pin programmed as output.
8.3 I/O Interrupt Enable register (IOIntEna)
This register enables the interrupt due to a change in the I/O configured as inputs.
8.4 I/O Control register (IOControl)
Table 8.
Bit
7:0
IOState register (address 0x0B) bit description
Symbol
Description
IOState
Write this register: set the logic level on the output pins
0 = set output pin to zero
1 = set output pin to one
Read this register: return states of all pins
Table 9.
Bit
7:0
IOIntEna register (address 0x0C) bit description
Symbol
Description
IOIntEna
input interrupt enable
0 = a change in the input pin will not generate an interrupt
1 = a change in the input will generate an interrupt
Table 10.
Bit
7:4
3
IOControl register (address 0x0E) bit description
Symbol
Description
-
reserved for future use
SReset
software reset
A write to this bit will reset the device. Once the device is reset this
bit is automatically set to 0.
-
reserved for future use
IOLatch
enable/disable inputs latching
0 = input values are not latched. A change in any input generates an
interrupt. A read of the input register clears the interrupt. If the input
goes back to its initial logic state before the input register is read,
then the interrupt is cleared.
1 = input values are latched. A change in the input generates an
interrupt and the input logic value is loaded in the bit of the
corresponding input state register (IOState). A read of the IOState
register clears the interrupt. If the input pin goes back to its initial
logic state before the interrupt register is read, then the interrupt is
not cleared and the corresponding bit of the IOState register keeps
the logic value that initiates the interrupt.
Example: If GPIO4 input was as logic 0 and the input goes to logic 1
then back to logic 0, the IOState register will capture this change and
an interrupt is generated (if enabled). When the read is performed on
the IOState register, the interrupt is de-asserted, assuming there were
no additional input(s) that changed, and bit 4 of the IOState register
will read ‘1’. The next read of the IOState register should now read ‘0’.
2:1
0
相關(guān)PDF資料
PDF描述
PCA9506 40-bit I2C-bus I/O port with RESET, OE, and INT
PCA9509 Level translating I2C-bus/SMBus repeater
PCA9510A Hot swappable I2C-bus and SMBus bus buffer
PCA9511A Hot swappable I2C-bus and SMBus bus buffer
PCA9511DP Hot swappable I2C and SMBus bus buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCA9502BS 功能描述:接口-I/O擴(kuò)展器 8-BITI/O EXPDR W/I2C-SPI INTRF RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel
PCA9502BS,128 功能描述:接口-I/O擴(kuò)展器 8-BITI/O EXPDR RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel
PCA9502BS,151 功能描述:接口-I/O擴(kuò)展器 I/O EXPANDER I2C RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel
PCA9502BS,157 功能描述:接口-I/O擴(kuò)展器 8-BITI/O EXPDR RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel
PCA9502BS-F 功能描述:接口-I/O擴(kuò)展器 8-BITI/O EXPDR W/I2C-SPI INTRF RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel