- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363839 > OR3T125-4PS208I 1.8V LOW COST OP AMP, -40C to +85C, 5-SOT-23, T/R PDF資料下載
參數(shù)資料
| 型號： | OR3T125-4PS208I |
| 英文描述： | 1.8V LOW COST OP AMP, -40C to +85C, 5-SOT-23, T/R |
| 中文描述： | 現(xiàn)場可編程門陣列（FPGA） |
| 文件頁數(shù)： | 66/210頁 |
| 文件大?。?/td> | 4663K |
| 代理商： | OR3T125-4PS208I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
66
Lucent Technologies Inc.
Data Sheet
June 1999
ORCA Series 3C and 3T FPGAs
Microprocessor Interface (MPI)
(continued)
i960System
Figure 44 shows a schematic for connecting the ORCA
MPI
to supported i960 processors. In the figure, the
FPGA is shown as the only peripheral, with the FPGA
chip select lines,
CS0
and CS1, tied low and high,
respectively. The i960 address and data are multi-
plexed onto the same bus. This precludes memory
mapping of the FPGA in the i960memory space of a
multiperipheral system without some form of address
latching to capture and hold the address signals to
drive the
CS0
and/or CS1 signals. Multiple address sig-
nals could also be decoded and latched to drive the
CS0
and/or CS1 signals. If the
MPI
is not used for
FPGA configuration, decoding/latching logic can be
implemented internal or external to the FPGA. If logic
internal to the FPGA is used, the chip selects must be
routed out an output pin and then connected externally
to
CS0
and/or CS1. If the
MPI
is to be used for configu-
ration, any decode/latch logic used must be imple-
mented external to the FPGA since the FPGA logic has
not been configured yet.
5-5762(F)
Note: FPGA shown as only system peripheral with fixed-chip select
signals. For multiperipheral systems, address decoding and/
or latching can be used to implement chip selects.
Figure 44. i960MPI
The basic flow of a transaction on the i960/
MPI
inter-
face is given below. Pin descriptions are shown in
Table 17, and timing is shown in the ORCATiming
Characteristics section of this data sheet. For both read
and write transactions, the address latch enable (ALE)
is set up by the i960 at the FPGA to the falling edge of
the clock. The address, byte enables, chip selects, and
read/write (read low, write high) signals are normally
set up at the FPGA pins by the i960at the next rising
edge of the clock. At this same rising clock edge, the
i960asserts its address/data strobe (
ADS
) low. Data is
available to the
MPI
during a write at the rising clock
edge of the following clock cycle. The transfer is
acknowledged to the i960by the low assertion of the
ready/recover (
RDYRCV
) signal. The same process
applies to a read from the
MPI
except that the read
data is expected at the FPGA data pins by the i960at
the rising edge of the clock when
RDYRCV
is low. The
MPI
only drives
RDYRCV
low for one clock cycle.
Interrupts can be sent to the i960asynchronously to
the read/write process. Interrupt requests are sourced
by the user-logic in the FPGA. The
MPI
will assert the
request to the i960 as a direct interrupt signal and/or a
pollable bit in the
MPI
status register (discussed in the
MPI
Setup and Control section). The
MPI
will continue
to assert the interrupt request until the user-logic deas-
serts its interrupt request signal.
Table 17. i960/MPI Configuration
DOUT
CCLK
D[7:0]
MPI_CLK
MPI_RW
MPI_ACK
MPI_IRQ
MPI_ALE
MPI_STRB
MPI_BE1
HDC
LDC
TO DAISY-
CHAINED
DEVICES
ORCA
SERIES 3
8
FPGA
DONE
INIT
AD[7:0]
CLKIN
W/R
RDYRCV
XINTx
ALE
ADS
BE1
i960
CS1
CS0
i960SYSTEM CLOCK
V
DD
MPI_BE0
BE0
i960
Signal
ORCAPin
Name
MPI
I/O
Function
AD[7:0]
D[7:0]
I/O
Multiplexed 5-bit address/
8-bit data bus. The
address appears on D[4:0].
Address latch enable used
to capture address from
AD[4:0] on falling edge of
clock.
Address/data strobe to
indicate start of transac-
tion.
Active-low
MPI
select.
Active-high
MPI
select.
i960system clock. This
clock is sourced by the
system and not the i960
Write (high)/read (low)
signal.
Active-low ready/recover
signal indicating acknowl-
edgment of the transac-
tion.
Active-low interrupt
request signal.
ALE
RDY/RCLK/
MPI_ALE
I
ADS
RD
/
MPI_STRB
I
—
—
CS0
I
I
I
CS1
A7/
System
Clock
MPI_CLK
W/
R
A8/MPI_RW
I
RDYRCV
A9/
MPI_ACK
O
Any of
XINT
[7:0]
A11/
MPI_IRQ
O
BE0
A0/
MPI_BE0
I
Byte-enable 0 used as
address bit 0 in i9608-bit
mode.
Byte-enable 1 used as
address bit 1 in i9608-bit
mode.
BE1
A1/
MPI_BE1
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3T125-4PS240I | Field Programmable Gate Array (FPGA) |
| OR3T125-5BC432I | Field Programmable Gate Array (FPGA) |
| OR3T125-5BC600I | Dual 1.8V, 1MHz OP, -40C to +125C, 8-PDIP, TUBE |
| OR3T125-5PS208I | Dual 1.8V, 1MHz OP, I temp, -40C to +85C, 8-MSOP, TUBE |
| OR3T125-5PS240I | Dual 1.8V, 1MHz OP, I temp, -40C to +85C, 8-PDIP, TUBE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3T125-4PS240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| OR3T125-5BA352 | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
| OR3T125-5BA352I | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
| OR3T125-5BC432 | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
| OR3T125-5BC432I | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。