- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363666 > NSC800N (National Semiconductor Corporation) NSC800TM High-Performance Low-Power CMOS Microprocessor PDF資料下載
參數(shù)資料
| 型號： | NSC800N |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| 中文描述： | NSC800TM高性能低功耗CMOS微處理器 |
| 文件頁數(shù)： | 45/76頁 |
| 文件大小： | 785K |
| 代理商： | NSC800N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
12.8 Bit Set, Reset, and Test
(Continued)
BIT
B, m
1
Bit b in memory location m
1
is tested via the Z flag.
Z
w
m
1b
S: Undefined
Z: Inverse of tested bit
H: Set
P/V: Undefined
N: Reset
C: N/A
1
0
7
6
5
4
3
2
1
1
0
0
1
0
1
1
BIT b, (HL)
0
1
b
1
1
0
Timing:
M cycles D 3
T states D 12 (4, 4, 4)
Addressing Mode:
7
6
5
Bit/Register Indirect
0
BIT b, (IX
a
d) (for N
X
e
0)
1
BIT b, (IY
a
d) (for N
X
e
1)
4
3
2
1
1
1
N
X
1
1
1
0
1
1
0
0
1
0
1
1
d
0
1
b
1
1
0
Timing:
M cycles D 5
T states D 20 (4, 4, 3, 5, 4)
Addressing Mode:
Bit/Indexed
12.9 Rotate and Shift
REGISTER
RLC
r
Rotate register r left circular.
TL/C/5171–57
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 7 of r
1
0
7
6
5
4
3
2
1
1
0
0
1
0
1
1
RLC r
0
0
0
0
0
r
(Note alternate for
A register below)
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
Register
7
6
5
4
3
2
1
0
0
0
0
0
0
1
1
1
RLCA
Timing:
M cycles D 1
T states D 4
Addressing Mode:
Implied
(Note RLCA does not affect S, Z, or P/V flags.)
RL
r
Rotate register r left through carry.
TL/C/5171–58
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 7 of r
0
7
6
5
4
3
2
1
1
1
0
0
1
0
1
1
RL r
0
0
0
1
0
r
(Note alternate for
A register below)
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
7
6
5
Register
0
4
3
2
1
0
0
0
1
0
1
1
1
RLA
Timing:
M cycles D 1
T states D 4
Addressing Mode:
Implied
(Note RLA does not affect S, Z, or P/V flags.)
RRC
r
Rotate register r right circular.
TL/C/5171–59
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 0 of r
45
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NSC800V | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| NSC858 | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858D | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858E | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858N | NSC858 Universal Asynchronous Receiver/Transmitter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NSC800N/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
| NSC800N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
| NSC800N-1 | 制造商:Texas Instruments 功能描述: |
| NSC800N-1/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
| NSC800N-1/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。