參數(shù)資料
型號(hào): MX98905BFC
廠商: Electronic Theatre Controls, Inc.
英文描述: The MX98905 is designed for easy implementation of CSMA/CD local area networks,
中文描述: 該MX98905是專為易于實(shí)現(xiàn)的多址/光盤局域網(wǎng),
文件頁數(shù): 8/86頁
文件大?。?/td> 352K
代理商: MX98905BFC
8
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
C. EXTERNAL MEMORY SUPPORT
SYMBOL
PIN TYPE
PIN NUMBER
DESCRIPTION
MEMD0-7
CA0-7
DO, DI, SK
I/O
58-55
MEMORY SUPPORT DATA BUS; CONFIGURATION REGISTER A
INPUT; EEPROM SIGNALS.
MEMD0-7 : These pins can be used to access external memory
(RAM) and boot PROM while RESET is inactive.
CA0-7: When RESET is active more than 400
m
s, Configuration
Register A is loaded with the value on these pins on the falling edge
of RESET signal. These 8 bits have internal pulldown resistors,
hence if the pin is left unconnected the corresponding register bit is
0.
DO, DI, SK: When RESET goes from an active to an inactive level,
the MX98905 will read the contents of an EEPROM. At this moment,
DO = MEMD0, DI = MEMD1 and SK = MEMD2. The value read from
EEPROM will be stored in Configuration Registers and PROM space.
MEMD8-15
I/O
48-45
MEMORY SUPPORT DATA BUS; CONFIGURATION REGISTER B
INPUT.
MEMD8-15 : These pins can be used to access external memory
when RESET is inactive.
CB0-7 : When RESET is active more than 400
m
s, Configuration
Register B is loaded with the value on these pins on the falling edge
of RESET signal. These 8 bits have internal pulldown registers,
hence if the pin is left unconnected the corresponding register bit is
0.
MEMA1-8
I/O
31-25, 22
MEMORY SUPPORT ADDRESS BUS; CONFIGURATION REGIS-
TER C INPUT.
MEMA1-8 : These pins can be used to drive external memory
address bus when RESET is inactive.
CC0-7 : When RESET is active more than 400
m
s, Configuration
Register C is loaded with the value on these pins on the falling edge
of RESET signal. For application without EEPROM (i.e. EECONFIG
is low) and try to load configuration data to CC from these eight pins,
external resistor is necessary.
MEMA9-15
O
21-15
MEMORY SUPPORT ADDRESS: These pins can be used to drive
external memory address bus when RESET is inactive. When the
memory is only 8 bits wide (single RAM) and the MX98905 is in
compatible mode, A0 will appear on A13; and on A15 in non-
compatible mode.
MSRDL
O
33
MEMORY SUPPORT BUS READ: Strobes data from the external
RAM into the MX98905 through the memory support data bus.
MSWRL
O
32
MEMORY SUPPORT BUS WRITE: Strobes data from the MX98905
into the external RAM via the memory support data bus.
BPCSL
O
37
BOOT PROM CHIP SELECT: Active-low signal for selecting the Boot
PROM.
相關(guān)PDF資料
PDF描述
MXA2312A Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs
MXA2500K Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs
MXA2500KV Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs
MXA6500G Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs
MXA6500GB Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX98L715BEC 制造商:MCNIX 制造商全稱:Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER
MX-9C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX
MX-9G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX
MX9G100B 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1
MX9G10XB 制造商:Panasonic Industrial Company 功能描述:90x90 40W 10:1 intermediate gearhead