- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376214 > MX98905BFC (Electronic Theatre Controls, Inc.) The MX98905 is designed for easy implementation of CSMA/CD local area networks, PDF資料下載
參數(shù)資料
| 型號： | MX98905BFC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| 中文描述： | 該MX98905是專為易于實現(xiàn)的多址/光盤局域網(wǎng)， |
| 文件頁數(shù)： | 13/86頁 |
| 文件大小： | 352K |
| 代理商： | MX98905BFC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
13
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
2. SHARED MEMORY COMPATIBLE MODE
This mode is compatible with the EtherCARD PLUS16. I/
O address mapping and Memory mapping will be de-
scribed subsequently.
After I/O Base is determined, the following structure
appears:
2.1 I/O Address Mapping
FIGURE 2. SHARED MEMORY MODE REGISTER MAPPING
BASE + 00H
BASE + 01H
BASE + 05H
BASE + 08H
BASE + 0FH
BASE + 10H
BASE + 1FH
AT DETECT
PROM
MX9890
CORE
REGISTERS
CONTROL1
CONTROL2
IORDL
IOWRL
The AT Detect register indicates whether the MX98905 is
in an 8- or 16-bit slot. The MX98905 uses the falling edge
of RESET to latch the value shown on ATXT to determine
the value of ATDET.
Address 08H to 0FH are specified as PROM space. The
contents of PROM are loaded from EEPROM during
power-on reset. User should program the EEPROM to
contain these value. In enhanced mode of the MX98905,
the contents of PROM can be written back to EEPROM.
See enhanced mode description for details.
2.2 Memory Address Mapping
FIGURE3. SHARED MEMORY MODE ENC CORE MEMORY
MAP
0000H
4000H
8000H
C000H
FFFFH
8Kx16
BUFFER RAM
ALIASED
BUFFER RAM
ALIASED
BUFFER RAM
ALIASED
BUFFER RAM
D15
D0
FIGURE 4. SHARED MEMORY MODE HOST MEMORY MAP
FOR 8 KBYTES BUFFER RAM
BASE + 0000H
BASE + 3FFFH
8Kx8
BUFFER RAM
D15
D0
FIGURE 5. SHARED MEMORY MODE HOST MEMORY MAP
FOR 16 KBYTES BUFFER RAM
BASE + 0000H
BASE + 7FFFH
16Kx8
BUFFER RAM
D15
D0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
| MXA2500K | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA2500KV | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA6500G | Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs |
| MXA6500GB | Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98L715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX-9C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX-9G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX9G100B | 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1 |
| MX9G10XB | 制造商:Panasonic Industrial Company 功能描述:90x90 40W 10:1 intermediate gearhead |
發(fā)布緊急采購，3分鐘左右您將得到回復。