- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376214 > MX98905BFC (Electronic Theatre Controls, Inc.) The MX98905 is designed for easy implementation of CSMA/CD local area networks, PDF資料下載
參數(shù)資料
| 型號(hào)： | MX98905BFC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| 中文描述： | 該MX98905是專(zhuān)為易于實(shí)現(xiàn)的多址/光盤(pán)局域網(wǎng)， |
| 文件頁(yè)數(shù)： | 40/86頁(yè) |
| 文件大?。?/td> | 352K |
| 代理商： | MX98905BFC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
40
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
3. CONFIGURATION REGISTERS
3.1 CONFIGURATION REGISTER A (R/W) (CA)
This register can be accessed by reading 0AH of
internal page 0 register followed by writing to that
address. If other Read/Write takes place between the
read and the write, then write to 0AH will access the
Remote Byte Count Register 0.
IOAD0
IODA1
IOAD2
INT0
INT1
INT2
FREAD
MEMIO
0
1
2
3
4
5
6
7
Bits
SYMBOL
BIT
DESCRIPTION
IOAD2-0
D0-D2
I/O ADDRESS.
These three bits determine the base I/O address of the MX98905
controller when enhanced mode is disabled (NPGEN of HCMR is low). When the
enhanced mode is enabled, the base I/O address will be determined by 5 bits, which
are IOAD2-0 of CA, NPGEN and PGSEL of HCMR. See I/O base determination for
details.
INT2-0
D3-D5
INTERRUPT LINE USED.
Two interrupt modes are supported by the MX98905,
which can be enabled by setting INTMOD of Configuration C.
Direct Drive Mode : In this mode, an interupt output pin will be driven active on a valid
interrupt condition (see ISR for more detail). Only one pin is driven in this mode
depending on the following condition, the other three will remain TRI-STATE.
INT2
X
X
X
X
INT1
0
0
1
1
INT0
0
1
0
1
INTERUPT
INT0
INT1
INT2
INT3
Code Output Mode : INT3 is the active interrupt output while pins INT0-INT2 are
programmable outputs reflecting the values on bits 3 to 5, i.e., when bits 3 and 4 of
CA is high, then INT0, INT1 and INT3 are driven.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
| MXA2500K | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA2500KV | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA6500G | Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs |
| MXA6500GB | Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98L715BEC | 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX-9C | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MX |
| MX-9G | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MX |
| MX9G100B | 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1 |
| MX9G10XB | 制造商:Panasonic Industrial Company 功能描述:90x90 40W 10:1 intermediate gearhead |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。