參數(shù)資料
型號: MT48V4M32LFFC
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 54/61頁
文件大?。?/td> 1400K
代理商: MT48V4M32LFFC
54
128Mb: x16, x32 Mobile SDRAM
MobileY95W_3V_F.p65 – Rev. F; Pub. 9/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x16, x32
MOBILE SDRAM
ADVANCE
NOTE:
1. For this example, the burst length = 1, and the WRITE burst is followed by a “manual” PRECHARGE.
2. 15ns is required between <D
IN
m
> and the PRECHARGE command, regardless of frequency.
3. x16: A9 and A11 = “Don’t Care”
x32: A8, A9,and A11 = “Don’t Care”
4. PRECHARGE command not allowed else
t
RAS would be violated.
*CAS latency indicated in parentheses.
-8
-10
SYMBOL*
t
CMH
t
CMS
t
DH
t
DS
t
RAS
t
RC
t
RCD
t
RP
t
WR
MIN
1
2.5
1
2.5
48
80
20
20
15
MAX
MIN
1
2.5
1
2.5
50
100
20
20
15
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
120,000
120,000
TIMING PARAMETERS
-8
-10
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CK (1)
t
CKH
t
CKS
MIN
1
2.5
3
3
8
10
20
1
2.5
MAX
MIN
1
2.5
3
3
10
12
25
1
2.5
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
SINGLE WRITE – WITHOUT AUTO PRECHARGE
1
DISABLE AUTO PRECHARGE
ALL BANKS
tCH
tCL
tCK
tRP
tRAS
tRC
tRCD
DQMU, DQML
CKE
CLK
A0-A9, A11
DQ
BA0, BA1
A10
tCMH
tCMS
tAH
tAS
ROW
BANK
BANK
BANK
ROW
ROW
BANK
tWR
D
IN
m
tDH
tDS
COMMAND
tCMH
tCMS
NOP
4
NOP
4
PRECHARGE
ACTIVE
NOP
WRITE
ACTIVE
NOP
NOP
tAH
tAS
tAH
tAS
SINGLE BANK
tCKH
tCKS
COLUMN
m
3
2
T0
T1
T2
T4
T3
T5
T6
T7
T8
DON’T CARE
相關PDF資料
PDF描述
MT49H16M16 THERMISTOR PTC 100OHM 110DEG RAD
MT49H16M16FM REDUCED LATENCY DRAM RLDRAM
MT49H8M32 THERMISTOR PTC 100OHM 120DEG RAD
MT49H8M32FM REDUCED LATENCY DRAM RLDRAM
MT4C1M16E5DJ-6 EDO DRAM
相關代理商/技術參數(shù)
參數(shù)描述