參數(shù)資料
型號(hào): MT48LC4M16A2F4-6IT:G
元件分類(lèi): DRAM
英文描述: 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA54
封裝: 8 X 8 MM, VFBGA-54
文件頁(yè)數(shù): 35/72頁(yè)
文件大?。?/td> 3455K
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAM_2.fm - Rev. N 12/08 EN
40
2000 Micron Technology, Inc. All rights reserved.
64Mb: x4, x8, x16 SDRAM
Commands
Notes:
1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Table 8 on page 39) and
after tXSR has been met (if the previous state was self refresh).
2. This table is bank-specific, except where noted; i.e., the current state is for a specific bank,
and the commands shown are those allowed to be issued to that bank when in that state.
Exceptions are covered in the notes below.
3. Current state definitions:
4. The following states must not be interrupted by a command issued to the same bank. COM-
MAND INHIBIT or NOP commands or allowable commands to the other bank should be
issued on any clock edge occurring during these states. Allowable commands to the other
bank are determined by its current state and Table 9 and according to Table 10 on page 42.
5. The following states must not be interrupted by any executable command; COMMAND
INHIBIT or NOP commands must be applied on each positive clock edge during these states.
Table 9:
Truth Table 3 – Current State Bank n, Command to Bank n
(Notes 1–6 apply to entire table; notes appear below and on next page)
Current State
CS#
RAS#
CAS#
WE#
Command (Action)
Notes
Any
H
XXX
COMMAND INHIBIT (NOP/continue previous operation)
L
HHH
NO OPERATION (NOP/continue previous operation)
Idle
L
H
ACTIVE (Select and activate row)
LLL
H
AUTO REFRESH
LLL
L
LOAD MODE REGISTER
LL
H
L
PRECHARGE
Row active
LH
READ (Select column and start READ burst)
LH
L
WRITE (Select column and start WRITE burst)
LL
H
L
PRECHARGE (Deactivate row in bank or banks)
Read
(auto
precharge
disabled)
LH
READ (Select column and start new READ burst)
LH
L
WRITE (Select column and start WRITE burst)
LL
H
L
PRECHARGE (Truncate READ burst, start precharge)
LH
HL
BURST TERMINATE
Write
(auto
precharge
disabled)
LH
READ (Select column and start READ burst)
LH
L
WRITE (Select column and start new WRITE burst)
LL
H
L
PRECHARGE (Truncate WRITE burst, start precharge)
LH
HL
BURST TERMINATE
Idle: The bank has been precharged, and tRP has been met.
Row active: A row in the bank has been activated, and tRCD has been met. No data
bursts/accesses and no register accesses are in progress.
Read: A READ burst has been initiated, with auto precharge disabled, and has
not yet terminated or been terminated.
Write: A WRITE burst has been initiated, with auto precharge disabled, and has
not yet terminated or been terminated.
Precharging: Starts with registration of a PRECHARGE command and ends when
tRP is met. After tRP is met, the bank will be in the idle state.
Row activating: Starts with registration of an ACTIVE command and ends when tRCD
is met. After tRCD is met, the bank will be in the row active state.
Read w/auto
precharge enabled:
Starts with registration of a READ command with auto precharge
enabled and ends when tRP has been met. After tRP is met, the bank
will be in the idle state.
Write w/auto
precharge enabled:
Starts with registration of a WRITE command with auto precharge
enabled and ends when tRP has been met. After tRP is met, the bank
will be in the idle state.
Refreshing: Starts with registration of an AUTO REFRESH command and ends when
tRC is met. After tRC is met, the SDRAM will be in the all banks idle state.
相關(guān)PDF資料
PDF描述
MT46V32M8FG-6TIT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
MT46V32M8BG-6AT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
M29F800FB55N3E2 512K X 16 FLASH 5V PROM, 55 ns, PDSO48
MC12L1NZGF ROTARY SWITCH-12POSITIONS, SP12T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED
MD00S1NCQF ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, THROUGH HOLE-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC4M16A2F4-75 制造商:Micron Technology Inc 功能描述: