參數(shù)資料
型號(hào)： MT46H32M32LGCM-5IT:A
元件分類： DRAM
英文描述： 32M X 32 DDR DRAM, 5 ns, PBGA90
封裝： 10 X 13 MM, GREEN, PLASTIC, VFBGA-90
文件頁(yè)數(shù)： 10/95頁(yè)
文件大?。?/td> 3231K
Table 5: AC/DC Electrical Characteristics and Operating Conditions (Continued)
Notes 1–5 apply to all parameters/conditions in this table; VDD/VDDQ = 1.70–1.95V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
Output leakage current
(DQ are disabled; 0V
≤ VOUT ≤ VDDQ)
IOZ
–5
5
μA
Operating temperature
Commercial
TA
0
+70
C
Industrial
TA
–40
+85
C
Notes: 1. All voltages referenced to VSS.
2. All parameters assume proper device initialization.
3. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at
nominal supply voltage levels, but the related specifications and device operation are
guaranteed for the full voltage range specified.
4. Outputs measured with equivalent load; transmission line delay is assumed to be very
small:
I/O
20pF
I/O
10pF
Full drive strength
Half drive strength
50
5. Timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment,
but input timing is still referenced to VDDQ/2 (or to the crossing point for CK/CK#). The
output timing reference voltage level is VDDQ/2.
6. Any positive glitch must be less than one-third of the clock cycle and not more than
+200mV or 2.0V, whichever is less. Any negative glitch must be less than one-third of
the clock cycle and not exceed either –150mV or +1.6V, whichever is more positive.
7. VDD and VDDQ must track each other and VDDQ must be less than or equal to VDD.
8. To maintain a valid level, the transitioning edge of the input must:
8a. Sustain a constant slew rate from the current AC level through to the target AC lev-
el, VIL(AC) or VIH(AC).
8b. Reach at least the target AC level.
8c. After the AC target level is reached, continue to maintain at least the target DC lev-
el, VIL(DC) or VIH(DC).
9. VIH overshoot: VIH,max = VDDQ + 1.0V for a pulse width ≤3ns and the pulse width cannot
be greater than one-third of the cycle rate. VIL undershoot: VIL,min = –1.0V for a pulse
width
≤3ns and the pulse width cannot be greater than one-third of the cycle rate.
10. CK and CK# input slew rate must be
≥1 V/ns (2 V/ns if measured differentially).
11. VID is the magnitude of the difference between the input level on CK and the input lev-
el on CK#.
12. The value of VIX is expected to equal VDDQ/2 of the transmitting device and must track
variations in the DC level of the same.
13. DQ and DM input slew rates must not deviate from DQS by more than 10%. 50ps must
be added to tDS and tDH for each 100 mV/ns reduction in slew rate. If slew rate exceeds
4 V/ns, functionality is uncertain.
Table 6: Capacitance (x16, x32)
Note 1 applies to all the parameters in this table
Parameter
Symbol
Min
Max
Unit
Notes
Input capacitance: CK, CK#
CCK
1.5
3.0
pF
1Gb: x16, x32 Mobile LPDDR SDRAM
Electrical Specifications
PDF: 09005aef82ce3074
1gb_ddr_mobile_sdram_t48m.pdf - Rev. K 07/09 EN
18
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2007 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT46HC32M16LFCX-75:B 32M X 16 DDR DRAM, 7.5 ns, PBGA90
MT46HC32M16LGCM-54IT:B 32M X 16 DDR DRAM, 5.4 ns, PBGA90
MT47H32M16BT-37VL:A 32M X 16 DDR DRAM, 0.5 ns, PBGA92
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*