- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376196 > MSP34X1G (Electronic Theatre Controls, Inc.) Multistandard Sound Processor Family with Virtual Dolby Surround PDF資料下載
參數(shù)資料
| 型號(hào)： | MSP34X1G |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Multistandard Sound Processor Family with Virtual Dolby Surround |
| 中文描述： | 多標(biāo)準(zhǔn)聲音處理器系列與虛擬杜比環(huán)繞聲 |
| 文件頁數(shù)： | 17/104頁 |
| 文件大?。?/td> | 871K |
| 代理商： | MSP34X1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
PRELIMINARY DATA SHEET
MSP 34x1G
Micronas
17
3. Control Interface
3.1. I
2
C Bus Interface
The MSP 34x1G is controlled via the I
2
C bus slave
interface.
The IC is selected by transmitting one of the
MSP 34x1G device addresses. In order to allow up to
three MSP ICs to be connected to a single bus, an
address select pin (ADR_SEL) has been implemented.
With ADR_SEL pulled to high, low, or left open, the
MSP 34x1G responds to different device addresses. A
device address pair is defined as a write address and a
read address (see Table 3
–
1).
Writing
is done by sending the write device address,
followed by the subaddress byte, two address bytes,
and two data bytes.
Reading
is done by sending the write device address,
followed by the subaddress byte and two address
bytes. Without sending a stop condition, reading of the
addressed data is completed by sending the device
read address and reading two bytes of data.
Refer to Section 3.1.3. for the I
2
C bus protocol and to
Section 3.4.
“
Programming Tips
”
on page 45
for pro-
posals of MSP 34x1G I
2
C telegrams. See Table 3
–
2
for a list of available subaddresses.
Besides the possibility of hardware reset, the MSP can
also be reset by means of the RESET bit in the CON-
TROL register by the controller via I
2
C bus.
Due to the architecture of the MSP 34x1G, the IC can-
not react immediately to an I
2
C request. The typical
response time is about 0.3 ms. If the MSP cannot
accept another byte of data (e.g. while servicing an
internal interrupt), it holds the clock line I2C_CL low to
force the transmitter into a wait state. The I
2
C Bus
Master must read back the clock line to detect when
the MSP is ready to receive the next I
2
C transmission.
The positions within a transmission where this may
happen are indicated by
’
Wait
’
in Section 3.1.3. The
maximum wait period of the MSP during normal opera-
tion mode is less than 1 ms.
3.1.1. Internal Hardware Error Handling
In case of any hardware problems (e.g. interruption of
the power supply of the MSP), the MSP
’
s wait period is
extended to 1.8 ms. After this time period elapses, the
MSP releases data and clock lines.
Indication and solving the error status:
To indicate the error status, the remaining acknowl-
edge bits of the actual I
2
C-protocol will be left high.
Additionally, bit[14] of CONTROL is set to one. The
MSP can then be reset via the I
2
C bus by transmitting
the RESET condition to CONTROL.
Indication of reset:
Any reset, even caused by an unstable reset line etc.,
is indicated in bit[15] of CONTROL.
A general timing diagram of the I
2
C bus is shown in
Fig. 4
–
27 on page 69.
Table 3
–
1:
I
2
C Bus Device Addresses
ADR_SEL
Low
(connected to DVSS)
High
(connected to DVSUP)
Left Open
Mode
Write
Read
Write
Read
Write
Read
MSP device address
80
hex
81
hex
84
hex
85
hex
88
hex
89
hex
Table 3
–
2:
I
2
C Bus Subaddresses
Name
Binary Value
Hex Value
Mode
Function
CONTROL
0000 0000
00
Read/Write
Write: Software reset of MSP (see Table 3
–
3)
Read: Hardware error status of MSP
WR_DEM
0001 0000
10
Write
write address demodulator
RD_DEM
0001 0001
11
Write
read address demodulator
WR_DSP
0001 0010
12
Write
write address DSP
RD_DSP
0001 0011
13
Write
read address DSP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP600-3-K-5-N-1 | NEW HIGH ACCURACY, DIGITALLY COMPENSATED EMI/RFI PROTECTED STAINLESS STEEL ISOLATED PRESSURE TRANSDUCER |
| MSP600-3-K-5-N-4 | NEW HIGH ACCURACY, DIGITALLY COMPENSATED EMI/RFI PROTECTED STAINLESS STEEL ISOLATED PRESSURE TRANSDUCER |
| MSP600-3-P-3-N-1 | NEW HIGH ACCURACY, DIGITALLY COMPENSATED EMI/RFI PROTECTED STAINLESS STEEL ISOLATED PRESSURE TRANSDUCER |
| MSP600-3-P-3-N-4 | NEW HIGH ACCURACY, DIGITALLY COMPENSATED EMI/RFI PROTECTED STAINLESS STEEL ISOLATED PRESSURE TRANSDUCER |
| MSP600-3-P-4-N-1 | NEW HIGH ACCURACY, DIGITALLY COMPENSATED EMI/RFI PROTECTED STAINLESS STEEL ISOLATED PRESSURE TRANSDUCER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSP34X2G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family with Dolby Surround Pro Logic |
| MSP34X5G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MSP 34x5G Multistandard Sound Processor Family |
| MSP34X7G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
| MSP3B10000FS14E3 | 功能描述:線繞電阻器 - SMD MSP 3 B 1K 1% BA100 e3 RoHS:否 制造商:Ohmite 電阻:4.99 Ohms 容差:1 % 功率額定值:2 W 外殼代碼 - in:4023 外殼代碼 - mm:10357 溫度系數(shù):50 PPM / C 系列:RW2 工作溫度范圍:- 55 C to + 125 C 封裝:Bulk |
| MSP3B10000JS14E3 | 功能描述:線繞電阻器 - SMD MSP 3 B 1K 5% BA100 e3 RoHS:否 制造商:Ohmite 電阻:4.99 Ohms 容差:1 % 功率額定值:2 W 外殼代碼 - in:4023 外殼代碼 - mm:10357 溫度系數(shù):50 PPM / C 系列:RW2 工作溫度范圍:- 55 C to + 125 C 封裝:Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。