- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98045 > MSM9225GA-2K (OKI ELECTRIC INDUSTRY CO LTD) 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MSM9225GA-2K |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PQFP44 |
| 封裝： | 9 X 10 MM, 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件頁數(shù)： | 57/74頁 |
| 文件大小： | 487K |
| 代理商： | MSM9225GA-2K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Semiconductor
MSM9225
60/73
(3) Data bit synchronization
Since there is no sync signal for the receive node, synchronization is obtained from level
changes on the bus.
The transmit node transmits data is synchronization with the transmit node bit timing.
(a) Hardware synchronization
Hardware synchronizaion is the bit synchronization performed when a receive node in the bus
idle state detects a start-of-frame.
If a falling edge is detected on the bus, that bit is the sync segment and is followed by the prop
segment. In this case, syncronization is obtained without regard for SJW.
After reset and after wake up, it is necessary to obtain bit synchronization.
Therefore, hardware synchronizes to the first bus level change only.
Start-of-frame
Bus idle
CAN bus
Sync segment Prop segment
Phase
segment 1
Phase
segment 2
Bit timing
(b) Bit synchronization
If a level change is detected on the bus during receprion, bit synchronization is obtained.
There are two methods of synchronization.
Normal operation: falling edge of level
Low-speed operation: falling edge and rising edge of level
During the bit timing interval specified by SJW, synchronization is obtained only if an edge is
detected.
The data sampling point of the receive node will move in relation to the shift in baud rate
between the transmit node and receive node.
The range of allowable "shift" is defined as "SJW". The SJW range is centered on the sync
segment and extends both before and after that segment (+/– baud rate). If an edge occurs
within the SJW range, synchronization is obtained.
If an edge occurs outside the SJW range, synchronization is not obtained.
The bit detected at the edge forces the sync segment, and is followed by the prop segment.
The bit timing is restarted.
Later bits
Previous bits
CAN bus
Sync segment Prop segment
Phase
segment 1
Phase
segment 2
Bit timing
SJW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP430A017IPNR | 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP80 |
| MSP430F2274MRHAEP | 16-BIT, FLASH, RISC MICROCONTROLLER, PQCC40 |
| MSP430F2619SKGD1 | 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, UUC82 |
| MSP430F423IPMR | 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP64 |
| MSP430F5326IRGC | RISC MICROCONTROLLER, PQCC64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM9405 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:IrDA Communication Controller |
| MSM9552 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LSI for FM Multiplex Data Demodulation |
| MSM9552GS-2K | 制造商:ROHM Semiconductor 功能描述: |
| MSM9553 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LSI for FM Multiplex Data Demodulation |
| MSM9553G3-2K | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。