參數(shù)資料
型號: MSM9225GA-2K
廠商: OKI ELECTRIC INDUSTRY CO LTD
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PQFP44
封裝: 9 X 10 MM, 0.80 MM PITCH, PLASTIC, QFP-44
文件頁數(shù): 5/74頁
文件大?。?/td> 487K
代理商: MSM9225GA-2K
Semiconductor
MSM9225
13/73
1. CAN control register (CANC: 0Ehex)
This register controls the operation of CAN.
The bit configuration is as follows:
76543210
Address MSB
0Eh
LSB
INIT : Initialize
TIRS : Transmission identifier retrieval
Not used
SYNC : Bit synchronization
CANA : CAN write flag
T x F : Transmission flag
R x F : Receive flag
Not used
(1) Initialize: INIT
This bit is used to initialize the communication control area. To start initialization, write
"1" to INIT, read INIT and confirm that INIT is "1", then initialize. To end initialization,
write "0" to INIT, read INIT, and confirm that INIT is "0". For both, initialization mode
is not set/cleared until the above procedure is executed.
If the INIT bit is set to "1" during the transmission or receive operation, the initialization
will start after the communication completes.
When the INIT bit is set to "1", the communication operation stops but the error counter
and data memory are held.
To initialize message memory, write the number of messages to be used to the number
of messages setting register, NMES, then write the inside message control register,
identifier 1, and identifier 2 sequentially from message 0 for all messages.
At reset, INIT is set to "1".
(2) Transmission identifier retrieval: TIRS
This bit is used to scan identifiers sequentially from message 0 to the last message of the
message memory, detecting priority of the message for which the transmission request
TRQ is "1" and starting to transmit the messages. TIRS will be set to "0" when there are
no transmission request messages after scanning or transmitting.
At reset, TIRS is set to "0".
(3) Bit synchronization: SYNC
This bit is used to set the bit synchronization edge to synchronize at the CAN bus.
When SYNC is "0", the synchronization edge is set at the falling edge of data.
When SYNC is "1", the synchronization edge is set at both the rising and falling edges of
data.
At reset, SYNC is set to "0".
相關(guān)PDF資料
PDF描述
MSP430A017IPNR 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP80
MSP430F2274MRHAEP 16-BIT, FLASH, RISC MICROCONTROLLER, PQCC40
MSP430F2619SKGD1 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, UUC82
MSP430F423IPMR 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP64
MSP430F5326IRGC RISC MICROCONTROLLER, PQCC64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM9405 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:IrDA Communication Controller
MSM9552 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LSI for FM Multiplex Data Demodulation
MSM9552GS-2K 制造商:ROHM Semiconductor 功能描述:
MSM9553 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LSI for FM Multiplex Data Demodulation
MSM9553G3-2K 制造商:ROHM Semiconductor 功能描述: