參數(shù)資料
型號： MSM5416263
廠商： OKI SEMICONDUCTOR CO., LTD.
英文描述： 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動態(tài)RAM)
中文描述： 262,144字× 16位多端口內(nèi)存（256k字× 16位多端口動態(tài)RAM）的
文件頁數(shù)： 9/40頁
文件大?。?/td> 389K
代理商： MSM5416263
Semiconductor
MSM5416263
9/40
Notes:
1. Exposure beyond the "Absolute Maximum Ratings" may cause permanent damage
to the device.
2. All voltages are referenced to V
SS
.
3. These parameters depend on the cycle rate.
4. These parameters depend on output loading. Specified values are obtained with the
output open.
5. An initial pause of 200
m
s is required after power up followed by any 8
RAS
cycles
(
TRG
= "high") and any 8 SC cycles before proper device operation is achieved.
In the case of using an internal refresh counter, a minimum of 8
CAS
before
RAS
cycles instead of 8
RAS
cycles are required.
6. AC measurements assume t
T
= 5 ns.
7. V
IH
(Min.) and V
IL
(Max.) are reference levels for measuring timing of input signals.
Also, transition times are measured between V
IH
and V
IL
.
8. RAM port outputs are measured with a load equivalent to 1 TTL load and 50 pF.
DOUT reference levels : V
OH
/V
OL
= 2.0 V/0.8 V.
9. SAM port outputs are measured with a load equivalent to 1 TTL load and 30 pF.
DOUT
reference levels : V
OH
/V
OL
= 2.0 V/0.8 V.
10. t
OFF
(Max.), t
OEZ
(Max.), t
SDZ
(Max.) and t
SEZ
(Max.) define the time at which the
outputs achieve the open circuit condition, and are not referenced to output voltage
levels. This parameter is sampled and not 100% tested.
11. Either t
RCH
or t
RRH
must be satisfied for a read cycle.
12. These parameters are referenced to
CAS
leading edge of early write cycles, and to
WE
leading edge in
TRG
controlled write cycles and read modify write cycles.
13. t
WCS
, t
RWD
, t
CWD
and t
AWD
are not restrictive operating parameters.
They are included in the data sheet as electrical characteristics only.
If t
WCS
≥
t
WCS
(Min.), the cycle is an early write cycle, and the data out pin will
remain open circuit throughout the entire cycle; If t
RWD
≥
t
RWD
(Min.), t
CWD
≥
t
CWD
(Min.) and t
AWD
≥
t
AWD
(Min.), the cycle is a read modify write cycle, and the data
out will contain data read from the selected cell; If neither of the above sets of
conditions are satisfied, the condition of the data out is indeterminate.
14. Operation within the t
RCD
(Max.) limit ensures that t
RAC
(Max.) can be met.
t
RCD
(Max.) is specified as a reference point only: If t
RCD
is greater than the specified
t
RCD
(Max.) limit, then access time is controlled by t
CAC
.
15. Operation within the t
RAD
(Max.) limit ensures that t
RAC
(Max.) can be met. t
RAD
(Max.) is specified as a reference point only: If t
RAD
is greater than the specified t
RAD
(Max.) limit, then access time is controlled by t
AA
.
16. Input levels at the AC testing are 3.0 V/0 V.
17. Address (A0 - A8) may be changed two times or less while
RAS
= V
IL
.
18. Address (A0 - A8) may be changed once or less while
CAS
= V
IH
and
RAS
= V
IL
.
19. This is guaranteed by design. (t
SOH
/t
COH
= t
SCA
/t
CAC
- output transition time)
This parameter is not 100% tested.
相關(guān)PDF資料
PDF描述
MSM548128BL 131,072-Word ×8-Bit High-Speed PSRAM(128k字×8位高速偽靜態(tài)RAM)
MSM548332 278,400-Word×12-Bit Field Memory(278,400字×12位場存儲器)
MSM54V32126A 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO
MSM54V32126A-45GS-K 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO
MSM54V32126A-45TS-K 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM5416263-60G3-K 制造商:ROHM Semiconductor 功能描述:
MSM5416263-60GS-K 制造商:ROHM Semiconductor 功能描述:
MSM5416273-50G3-K 制造商:ROHM Semiconductor 功能描述:DUE TO FLOOD DAMAGE TO TESTERS
MSM5416273-50GS-K 制造商:ROHM Semiconductor 功能描述: 制造商:OK International 功能描述:256K X 16 VIDEO DRAM, 50 ns, PDSO64
MSM541627360GSK 制造商:OK International 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*