- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378678 > MSM5416263 (OKI SEMICONDUCTOR CO., LTD.) 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MSM5416263 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動(dòng)態(tài)RAM) |
| 中文描述： | 262,144字× 16位多端口內(nèi)存（256k字× 16位多端口動(dòng)態(tài)RAM）的 |
| 文件頁數(shù)： | 36/40頁 |
| 文件大?。?/td> | 389K |
| 代理商： | MSM5416263 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁
Semiconductor
MSM5416263
36/40
Read Transfer:
RAS
falling edge ---
CAS
=
WEL
=
WEU
= "H",
TRG
= DSF = "L"
Read transfer consists of loading a selected row of data from the RAM into the SAM register. A
read transfer is invoked by holding
CAS
"high",
TRG
"low",
WEL
and
WEU
"high", and DSF "low"
at the falling edge of
RAS
. The row address selected at the falling edge of
RAS
determines the
RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of
TRG
. When the transfer is completed, the SAM port is set into the output mode. In a read/real
time read transfer cycle, the transfer of a new row of data is completed at the rising edge of
TRG
,
and this data becomes valid on the SDQ lines after the specified access time t
SCA
from the rising
edge of the subsequent SC cycles. The start address of the serial pointer of the SAM is determined
by the column address selected at the falling edge of
CAS
. In a read transfer cycle (which is
preceded by a write transfer cycle), SC clock must be held at a constant V
IL
or V
IH
after the SC
high time has been satisfied. A rising edge of the SC clock must not occur until after the specified
delay t
TSD
from the rising edge of
TRG
.
In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous
row data appears on the SQD lines until the
TRG
signal goes "high", and the serial access time
t
SCA
for the following serial clock is satisfied. This feature allows for the first bit of the new row
of data to appear on the serial output as soon as the last bit of the previous row has been strobed
without any timing loss. To make this continuous data flow possible, the rising edge of
TRG
must
be synchronized with
RAS
,
CAS
, and the subsequent rising edge of SC (t
RTH
, t
CTH
and t
TSL
/t
TSD
must be satisfied).
Masked Write Transfer:
RAS
falling edge ---
CAS
= "H",
TRG
= DSF = "L"
WEL
or
WEU
= "L"
Write transfer cycle consists of loading the content of the SAM register into a selected row of the
RAM. This write transfer is the same as a mask write operation in RAM, so new and persistent
(old) mask modes can be supported. (Masked write transfer)
If the SAM data to be transferred must first be loaded through the SAM, a Masked write transfer
operation (all DQ pins "low" at falling edge of
RAS
) must precede the write transfer cycles. A
masked write transfer is invoked by holding
CAS
"high",
TRG
"low",
WEL
or
WEU
"low", and
DSF "low" at the falling edge of
RAS
. The row address selected at the falling edge of
RAS
determines the RAM row address into which the data will be transferred. The column address
selected at the falling edge of
CAS
determines the start address of the serial pointer of the SAM.
After the write transfer is completed, the SDQ lines are set in the input mode so that serial data
synchronized with the SC clock can be loaded.
When consecutive write transfer operations are performed, new data must not be written into
the serial register until the
RAS
cycle of the preceding write transfer is completed. Consequently,
the SC clock must be held at a constant V
IL
or V
IH
during the
RAS
cycle. A rising edge of the SC
clock is only allowed after the specified delay t
CSD
from the falling edge of the
CAS
, at which time
a new row of data can be written in the serial register.
Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to the
other address of RAM by write transfer cycle. However, the address to write data must be the
same as that of the read transfer cycle (row address AX8).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM548128BL | 131,072-Word ×8-Bit High-Speed PSRAM(128k字×8位高速偽靜態(tài)RAM) |
| MSM548332 | 278,400-Word×12-Bit Field Memory(278,400字×12位場存儲器) |
| MSM54V32126A | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM54V32126A-45GS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM54V32126A-45TS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM5416263-60G3-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM5416263-60GS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM5416273-50G3-K | 制造商:ROHM Semiconductor 功能描述:DUE TO FLOOD DAMAGE TO TESTERS |
| MSM5416273-50GS-K | 制造商:ROHM Semiconductor 功能描述: 制造商:OK International 功能描述:256K X 16 VIDEO DRAM, 50 ns, PDSO64 |
| MSM541627360GSK | 制造商:OK International 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。