參數(shù)資料
型號: ML87V3116
廠商: LAPIS SEMICONDUCTOR CO LTD
元件分類: 顯示控制器
英文描述: DOT MAT LCD DSPL CTLR, PQFP176
封裝: 24 X 24 MM, 0.50 MM PITCH, PLASTIC, LQFP-176
文件頁數(shù): 7/46頁
文件大?。?/td> 273K
代理商: ML87V3116
PEDL87V3116-02
OKI Semiconductor
ML87V3116
15/47
LDP2IO
: Specify the LDP2 signal in GPIO6, 1 bit (write/read)
"0": Synchronous signal, "1": GPIO (same for the following)
LDP3IO
: Specify the LDP3 signal in GPIO5, 1 bit (write/read)
LDP4IO
: Specify the LDP4 signal in GPIO4, 1 bit (write/read)
HST1IO
: Specify the HST1 signal in GPIO3, 1 bit (write/read)
HST2IO
: Specify the HST2 signal in GPIO2, 1 bit (write/read)
FDP2IO
: Specify the FDP2 signal in GPIO1, 1 bit (write/read)
FDP3IO
: Specify the FDP3 signal in GPIO0, 1 bit (write/read)
GPIN6-0
: GPIO6-0 input/output mode, 7 bits (write/read)
GPIOD6-0
: GPIO6-0 data, 7 bits (write/read)
At a write, data is output to the GPIO that corresponds to the bits of the output mode. At a
read, the signal level of the GPIO that corresponds to the bits of the input mode is read.
Reading the bits of the output mode and writing to the bits of the input mode are disabled.
Figure 2.2 Output Synchronization Timing
Active Image
[HLCYC]
[ACTHED]
[ACTHST]
[VFCYC]
FDPn
HSTn
[ACTVST]
[ACTVED]
Internal HS
[HSTnPOS]
LDPn
[LDPnST]
[LDPnED]
[FDPnST]
[FDPn
E
D]
In
te
rn
a
lVS
相關(guān)PDF資料
PDF描述
ML9041-XXACVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
ML9041-01BCVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175
ML9041A-XXACVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
ML9042-XXCVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC233
ML9044-XXACVWA 17 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML-8888 制造商:Madison Company 功能描述:Polypro Multi level Switch Kit, Bulk
ML8906AL 制造商: 功能描述: 制造商:COMMUNICATIONS & POWER IN 功能描述: 制造商:undefined 功能描述:
ML-8918 制造商:GC Electronics 功能描述: 制造商:MICROLAMPS 功能描述:MISCELLANEOUS AMPLIFIER LAMP 制造商:Mcgill Electric 功能描述:
ML-8918-BU 制造商:Mcgill Electric 功能描述:
ML8953-01AFC 制造商:ROHM Semiconductor 功能描述: