參數(shù)資料
型號(hào): ML87V3116
廠商: LAPIS SEMICONDUCTOR CO LTD
元件分類(lèi): 顯示控制器
英文描述: DOT MAT LCD DSPL CTLR, PQFP176
封裝: 24 X 24 MM, 0.50 MM PITCH, PLASTIC, LQFP-176
文件頁(yè)數(shù): 45/46頁(yè)
文件大?。?/td> 273K
代理商: ML87V3116
PEDL87V3116-02
OKI Semiconductor
ML87V3116
8/47
FUNCTIONAL DESCRIPTION
1. General Description
The ML87V3116 is comprised of the following blocks.
1.1 Video Input Interface
The video input interface has two video input ports, and stores image data input from either port into the Data
Buffer.
1.2 Display Interface
The display interface outputs image data written into the Data Buffer to the external display unit.
Either color TFT-LCD or TV format can be selected as an output format.
1.3 JPEG Codec
JPEG Codec compresses image data using the JPEG method or decompresses a JPEG file into image data
Furthermore, JPEG Codec can perform a Motion-JPEG operation by repeating the above. JPEG Codec manages
the address of each frame using an index during a Motion-JPEG operation.
As the storage location of image data and JPEG files, both internal and external Data Buffers can be selected.
1.4 Rectangle Copy Controller
The rectangle copy controller copies the data in the specified rectangle area into another rectangle area within the
Data Buffer. It can reduce the size or rotate images when copying them.
1.5 Data Buffer + Data Buffer Controller
This memory buffer stores video input data, display data and other image data.
It is virtually handled as
two-dimensional 16-bit deep memory.
This memory supports images with more pixels than the memory capacity by varying the aspect ratio.
Furthermore, external memory can be added as an address extension of this memory. By storing multiple JPEG
files into an extension data buffer during a Motion-JPEG operation, for instance, the moving picture
recoding/playback time can be extended.
1.6 Host Interface
The host interface allows access to the control register of each block and two memory buffers, including external
memory.
A type of an interface that is compatible with various CPU buses can be selected by mode pin
(HMOD3-0) setting.
1.7 Clock/Power Manager
The clock/power manager controls the generation and stopping of the operating clocks of each block.
相關(guān)PDF資料
PDF描述
ML9041-XXACVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
ML9041-01BCVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175
ML9041A-XXACVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
ML9042-XXCVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC233
ML9044-XXACVWA 17 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC189
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML-8888 制造商:Madison Company 功能描述:Polypro Multi level Switch Kit, Bulk
ML8906AL 制造商: 功能描述: 制造商:COMMUNICATIONS & POWER IN 功能描述: 制造商:undefined 功能描述:
ML-8918 制造商:GC Electronics 功能描述: 制造商:MICROLAMPS 功能描述:MISCELLANEOUS AMPLIFIER LAMP 制造商:Mcgill Electric 功能描述:
ML-8918-BU 制造商:Mcgill Electric 功能描述:
ML8953-01AFC 制造商:ROHM Semiconductor 功能描述: