- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄44 > MCP18480T-I/SS (Microchip Technology)IC HOT SWAP CTRLR -48V 20SSOP Datasheet資料下載
參數(shù)資料
| 型號： | MCP18480T-I/SS |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 47/64頁 |
| 文件大小： | 871K |
| 描述： | IC HOT SWAP CTRLR -48V 20SSOP |
| 標準包裝： | 1,600 |
| 類型： | 熱交換控制器 |
| 應用： | IP 電話，LAN 網(wǎng)絡供電，網(wǎng)絡路由器和交換機 |
| 內(nèi)部開關： | 無 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 20-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
?2003 Microchip Technology Inc.
DS20091B-page 47
MCP18480
6.8.6
LATCH BLOCK
A current limit latch circuit determines whether, follow-
ing the timeout period resulting from an over-current
condition, the external FET should be latched-off until
reactivated by an external signal, or be allowed to
restart automatically following the timer cycle.
If the RESTART
input is low, the part will restart and the
gate drive to the external MOSFET will be restored
automatically. If the RESTART
pin is high, a current
limit event will turn the FET off after the programmed
delay and maintain an off condition until the ENABLE
pin or RESTART
pin is pulled low momentarily.
6.8.7
GATE DRIVE BLOCK
The GATE drive block sources a current equal to the
voltage at CLFB divided by 1 k& to the gate of the
external MOSFET. So the current sourced from the
GATE pin is determined by the V
DS
of the external FET.
This current, and the external capacitors around the
FET, control the slew rate of the drain of the external
FET, limiting the current that would otherwise have to
be diverted from other boards on the backplane. In the
event of a problem (Overvoltage, Undervoltage or cur-
rent limit), the gate of the external FET is pulled down
with 60 mA. During normal operation, the GATE pin
ramps up to about 12V, sending the external FET
deeply into the triode region. If the drain current
becomes excessive while the drain-to-source voltage
is high, the inverting input of the op amp is driven to the
CLFB voltage by the current-limiting block, causing a
reduction in the drive to the external FET to reduce the
current through it. This foldback current-limit remains
active until the voltage on C
TIMER
reaches V
REFIN
/2,
after which the GATE output pin is pulled to V
NEG
for
the duration of the timeout period, or until ENABLE is
cycled low momentarily.
For applications in which it is undesirable to have the
drain current track the V
DS
of the external pass FET in
current limit, the user can tie the V
FB
pin to the V
REF
or
V
NEG
pin. This will make the MCP18480 try to force the
drain current to 12 mV/R
SENSE
or 50 mV/R
SENSE
,
respectively, until the TIMER block times out. If fold-
back current-limiting is not desired at all, set the divider
associated with the CL pin to detect the desired current
in order to shut off the GATE immediately.
A voltage on the GATE pin higher than about 8V is one
condition for the PWRGOOD pin to be asserted. Any
fault condition that causes the GATE pin voltage to be
pulled to V
NEG
deasserts the PWRGOOD pin. On
startup, a NMOS transistor with a resistor pulling its
gate up holds the GATE pin down until the MCP18480
is properly biased.
6.8.8
BIAS BLOCK
The internal voltage generation or bias block generates
the biasing currents for all internal blocks. It also pro-
vides a 2.5V reference voltage that is brought out to the
V
REFOUT
pin. This output pin is usually fed back into the
V
REFIN
pin. However, an externally-generated 2.5V
reference voltage may be directly connected to the
V
REFIN
pin, while leaving the V
REFOUT
pin uncon-
nected. A V
REFIN
/2 voltage is generated within the bias
block, which is used as reference in the other blocks.
A internal shunt regulator limits the internal circuitry to
12V. An external current-limiting resistor in series with
V
POS
absorbs the excess voltage. The resulting regu-
lated 12V source is used in the gate drive block and
PWRGOOD output circuit.
The 12V source is also stepped-down to generate a 5V
regulated source. Most of the other circuitry and blocks
operate with the internally-generated 5V.
EQUATION 6-10: EXTERNAL R
ISET
CURRENT
6.8.9
POWER GOOD BLOCK
The power good block monitors the state of the OV
active, the UV active, the current limit circuitry, and out-
put of the FET good block to generate the PWRGOOD
output signal.
I
RISET
V
REFIN
2
- - - -- - - -- - - - -- - - - -
?/DIV>
?/DIV>
?/DIV>
?/DIV>
R
ISET
- - -- - - -- - - - -- - - -- - - -- - - -
?/DIV>
=
Note: The direction of the current is depen-
dant on where the external R
ISET
resis-
tor is connected (the I
SET
pin to either
the V
NEG
pin or the V
REFIN
pin).
相關PDF資料 |
PDF描述 |
|---|---|
| MCP9808T-E/MS | IC TEMP SENSOR DGTL I2C 8MSOP |
| MCZ33998EGR2 | IC REG CHARGEPUMP/LINEAR 24SOIC |
| MCZ34652EFR2 | IC HOTSWAP CTRLR 2A NEG 16SOIC |
| MCZ34653EFR2 | IC HOTSWAP CTRLR 1A NEG 8-SOIC |
| MCZ34670EG | IC POE CURR MODE SW REG 20-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCP-18H | 制造商:Taiyo Electric Ind. 功能描述: |
| MCP-18-I9-LL | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:MatchCon |
| MCP-18-TI9-LL | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:MatchCon |
| MCP19035-AAAAE/MF | 功能描述:加速傳感器開發(fā)工具 Sync Buck, PWM Ctrl 300Khz, 20ns RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V |
| MCP19035-AAABE/MF | 功能描述:加速傳感器開發(fā)工具 Sync Buck, PWM Ctrl 300Khz, 8ns RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。