MCP18480
DS20091B-page 36
?2003 Microchip Technology Inc.
SENSE
13
I
A
Over-current sense.
The voltage on the SENSE input pin is used to detect over-current con-
ditions in the load connected to the external MOSFET. This pin is
directly connected to the source of the MOSFET, with an external
resistor (R
SENSE
) (typically a low resistance) connected between the
source of the MOSFET and V
NEG
.
GATE
14
O
A
MOSFET gate driver.
The GATE output pin attaches to the gate of the external MOSFET.
The voltage on the GATE pin is pulled to the voltage on the V
NEG
pin
whenever the voltage on the UV
TH
pin is less than the voltage on the
V
REFIN
pin, or the voltage on the OV
TH
pin is greater than the voltage
on the V
REFIN
pin.
The GATE pin is also pulled to the voltage on the V
NEG
pin when the
ENABLE input pin is low.
When current limit is reached, the voltage on the GATE pin is adjusted
to maintain a constant voltage across the R
SENSE
resistor while the
C
TIMER
capacitor starts to charge. When the voltage on C
TIMER
exceeds V
REFIN
/2, the GATE pin is pulled to V
NEG
to turn off the exter-
nal MOSFET. A RC network can be added from the GATE pin to the
drain of the external MOSFET, along with a capacitor from the GATE
pin to the V
NEG
pin, to control the slew rate of the GATE pin.
The GATE pin pull-up current is proportioned to the I
ISET
current.
V
FB
15
I
A
External MOSFET drain monitor.
The V
FB
input pin monitors the voltage at the drain of the external
power MOSFET switch with respect to the voltage on the V
NEG
pin for
use by the internal foldback circuitry. An external resistor divider net-
work (R
FB1
and R
FB2
) is attached between the drain of this external
MOSFET and the V
NEG
pin (R
FB1
is connected between the drain of
the external MOSFET and the V
FB
pin, while R
FB2
is connected
between the V
FB
pin and the V
NEG
pin). This prevents high-voltage
breakdown of the V
FB
input.
DRAIN
TH
16
I
A
MOSFET drain comparator threshold.
This pin is used during the power-up sequence of the inserted board,
and after any fault condition that turns off the GATE pin drive. The
voltage on the pin indicates when the external FET is fully enhanced
by comparing the pin voltage to an internal reference voltage
(approximately 100 mV derived from the internal band gap reference).
An external resistor divider network (R
DRAIN1
and R
DRAIN2
) is attached
between the drain of this external MOSFET and the V
NEG
pin (R
DRAIN1
is connected between the drain of the external MOSFET and the
DRAIN
TH
pin while R
DRAIN2
is connected between the DRAIN
TH
pin
and the V
NEG
pin).
TABLE 3-1:
MCP18480 PIN DESCRIPTIONS (CONTINUED)
Pin Name
Pin
Number
Pin
Direction
Buffer
Type
Description
SSOP
Legend: TTL = TTL compatible input
ST = Schmitt Trigger input with CMOS levels
I = Input
O = Output
P = Power
CMOS = CMOS-compatible input
A = Analog
D = Digital