- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45277 > MC8610VT800GZ (FREESCALE SEMICONDUCTOR INC) MICROPROCESSOR, PBGA783 PDF資料下載
參數(shù)資料
| 型號： | MC8610VT800GZ |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROPROCESSOR, PBGA783 |
| 封裝： | 29 X 29 MM, ROHS COMPLIANT, PLASTIC, FCBGA-783 |
| 文件頁數(shù)： | 69/96頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | MC8610VT800GZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
Electrical Characteristics
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
71
Figure 15 provides the AC test load for TDO and the boundary-scan outputs.
Figure 44. AC Test Load for the JTAG Interface
Figure 45 provides the JTAG clock input timing diagram.
Figure 45. JTAG Clock Input Timing Diagram
Figure 46 provides the TRST timing diagram.
Figure 46. TRST Timing Diagram
JTAG external clock to output high impedance:
Boundary-scan data
TDO
tJTKLDZ
tJTKLOZ
3
19
9
ns
5, 6
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal in question.
The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load (see Figure 15).
Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tJTDVKH symbolizes JTAG device
timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the tJTG clock reference (K)
going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG timing (JT) with respect to the time data input signals
(D) went invalid (X) relative to the tJTG clock reference (K) going to the high (H) state. Note that, in general, the clock reference
symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the
latter convention is used with the appropriate letter: R (rise) or F (fall).
3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to tTCLK.
5. Non-JTAG signal output timing with respect to tTCLK.
6. Guaranteed by design.
Table 52. JTAG AC Timing Specifications (Independent of SYSCLK)1 (continued)
At recommended operating conditions (see Table 3).
Parameter
Symbol2
Min
Max
Unit
Notes
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
JTAG
tJTKHKL
tJTGR
External Clock
VM
tJTG
tJTGF
VM = Midpoint Voltage (OVDD/2)
TRST
VM = Midpoint Voltage (OVDD/2)
VM
tTRST
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC8640DVU1000HE | 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA1023 |
| MC8640DTHX1250HC | 32-BIT, 1250 MHz, MICROPROCESSOR, CBGA1023 |
| MC8640TVU1000HC | 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA1023 |
| MC8640VU1250HC | 32-BIT, 1250 MHz, MICROPROCESSOR, CBGA1023 |
| MC8640HX1250HE | 32-BIT, 1250 MHz, MICROPROCESSOR, CBGA1023 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC8610VT800J | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC861P | 制造商:Motorola Inc 功能描述: 制造商:Texas Instruments 功能描述: |
| MC862 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC862L | 制造商:Motorola Inc 功能描述: |
| MC862P | 制造商:PRISM ELECTRONICS 功能描述:TRIPLE 3 INPUT NAND GATE DTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。