參數(shù)資料
型號： MC8610VT800GZ
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： MICROPROCESSOR, PBGA783
封裝： 29 X 29 MM, ROHS COMPLIANT, PLASTIC, FCBGA-783
文件頁數(shù)： 54/96頁
文件大?。?/td> 1237K
代理商： MC8610VT800GZ
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Electrical Characteristics
Freescale Semiconductor
58
2.17.2.3
Interfacing With Other Differential Signaling Levels
With on-chip termination to SGND, the differential reference clocks inputs are HCSL (high-speed current steering
logic) compatible DC-coupled.
Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may
need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled
connection.
LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output
first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.
NOTE
Figure 34 to Figure 37 are for conceptual reference only. Due to the fact that clock driver
chip's internal structure, output impedance and termination requirements are different
between various clock driver chip manufacturers, it is very possible that the clock circuit
reference designs provided by clock driver chip vendor are different from what is shown
below. They might also vary from one vendor to the other. Therefore, Freescale
Semiconductor can neither provide the optimal clock driver reference circuits nor
guarantee the correctness of the following clock driver connection reference circuits. The
system designer is recommended to contact the selected clock driver chip vendor for the
optimal reference circuits with the MPC8610 SerDes reference clock receiver requirement
provided in this document.
Figure 34 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC
levels of the clock driver chip is compatible with MPC8610 SerDes reference clock input’s DC requirement.
Figure 34. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)
Figure 35 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock
driver’s common mode voltage is higher than the MPC8610 SerDes reference clock input’s allowed range (100 to 400 mV),
AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50-
Ω termination resistor. It also
assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external
component.
50
Ω
50
Ω
SD
n_REF_CLK
SD
n_REF_CLK
Clock Driver
100
Ω Differential PWB Trace
Clock driver vendor dependent
source termination resistor
CLK_Out
HCSL CLK Driver Chip
33
Ω
33
Ω
Total 50
Ω. Assume clock driver’s
output impedance is about 16
Ω.
MPC8610
CLK_Out
SerDes Refer.
CLK Receiver
Clock Driver
相關(guān)PDF資料
PDF描述
MC8640DVU1000HE 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA1023
MC8640DTHX1250HC 32-BIT, 1250 MHz, MICROPROCESSOR, CBGA1023
MC8640TVU1000HC 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA1023
MC8640VU1250HC 32-BIT, 1250 MHz, MICROPROCESSOR, CBGA1023
MC8640HX1250HE 32-BIT, 1250 MHz, MICROPROCESSOR, CBGA1023
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8610VT800J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC861P 制造商:Motorola Inc 功能描述: 制造商:Texas Instruments 功能描述:
MC862 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC862L 制造商:Motorola Inc 功能描述:
MC862P 制造商:PRISM ELECTRONICS 功能描述:TRIPLE 3 INPUT NAND GATE DTL
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*