參數(shù)資料
型號(hào): MC68HC05JB3JDW
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28
封裝: SOIC-28
文件頁數(shù): 89/148頁
文件大小: 1600K
代理商: MC68HC05JB3JDW
November 5, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05JB3
LOW POWER MODES
MOTOROLA
REV 1
6-3
6.1
STOP MODE
STOP mode is entered by executing the STOP instruction. This is the lowest
power consumption mode of the MCU. In the STOP Mode the internal oscillator is
turned off, halting all internal processing.
Execution of the STOP instruction automatically clears the I-bit in the Condition
Code Register and sets the IRQE enable bit in the IRQ Control/Status Register so
that the IRQ external interrupt is enabled. All other registers, including the other
bits in the TCSR, and memory remain unaltered. All input/output lines remain
unchanged.
The MCU can be brought out of the STOP Mode by an IRQ external interrupt or a
USB coming out from Suspend Mode Interrupt (Bus activity detection) or an exter-
nally generated RESET, USB Reset or an LVR reset. When exiting the STOP
Mode the internal oscillator will resume after a 224 or 4064 internal processor
clock cycle oscillator stabilization delay.
6.2
WAIT MODE
WAIT mode is entered by executing the WAIT instruction. This places the MCU in
a low-power mode, which consumes more power than the STOP Mode. In the
WAIT Mode the internal processor clock is halted, suspending all processor and
internal bus activity. Execution of the WAIT instruction automatically clears the I-bit
in the Condition Code Register and sets the IRQE enable bit in the IRQ Control/
Status Register so that the IRQ external interrupt is enabled. All other registers,
memory, and input/output lines remain in their previous states.
The WAIT Mode may be exited when an external IRQ, USB, Timer1 or MFT inter-
rupt, an LVR reset, USB reset or an external RESET occurs.
6.3
DATA-RETENTION MODE
The Data-Retention mode is only available if the Low Voltage Reset function
(mask option) is not enabled.
In the data retention mode, the MCU retains RAM contents and CPU register con-
tents at VDD voltages as low as 2Vdc. The data retention feature allows the MCU
to remain in a low power consumption state during which it retains data, but the
CPU cannot execute instructions. The RESET pin must be held low during data-
retention mode.
相關(guān)PDF資料
PDF描述
MC68HC05JB3JP 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP20
MC68HC05K3CSD 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO20
MC68HC05K3P 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16
MC68HC05L25PB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
MC68HC05LJ5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05JJ6 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CDWE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CPE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers