
MC68HC05F32
MOTOROLA
11-9
SERIAL COMMUNICATIONS INTERFACE
11
11.11
SCI registers
The SCI system is congured and controlled by ve registers: SCDAT, SCCR1, SCCR2, SCSR,
and BAUD.
11.11.1
Serial communications data register (SCDAT)
The SCDAT is controlled by the internal R/W signal and performs two functions in the SCI. It acts
as the receive data register (RDR) when it is read and as the transmit data register (TDR) when it
is written. 
Figure 11-1 shows this register as two separate registers, RDR and TDR. The RDR
provides the interface from the receive shift register to the internal data bus and the TDR provides
the parallel interface from the internal data bus to the transmit shift register.
The receive data register is a read-only register containing the last byte of data received from the
shift register for the internal data bus. The RDR full bit (RDRF) in the serial communications status
register is set to indicate that a byte has been transferred from the input serial shift register to the
SCDAT. The transfer is synchronized with the receiver bit rate clock (from the receiver control) as
shown in 
Figure 11-1. All data is received with the least signicant bit rst.
The transmit data register (TDR) is a write-only register containing the next byte of data to be
applied to the transmit shift register from the internal data bus. As long as the transmitter is
enabled, data stored in the SCDAT is transferred to the transmit shift register (after the current byte
in the shift register has been transmitted).
The transfer is synchronized with the transmitter bit rate clock (from the transmitter control) as
shown in 
Figure 11-1. All data is received with the least signicant bit rst.
11.11.2
Serial communications control register 1 (SCCR1)
The SCI control register 1 (SCCR1) contains control bits related to the nine data bit character
format and the receiver wake-up feature.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
SCI data (SCDAT)
$0047
undened
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
SCI control 1 (SCCR1)
$0048
R8
T8
0
M
WAKE
0
0000 0000
TPG
111
05F32Book Page 9 Tuesday, June 8, 1999 7:55 am