MC68HC05F32
MOTOROLA
xxi
INDEX
RFQ1, RFQ0 bits in CPICSR
13–2RT1, RT0 bits in CTCSR
5–4S
SCCR1 — serial communications control register 1
11–9CPOL – clock polarity bit
11–11M – mode (select character format)
11–10R8 – receive data bit 8
11–10T8 – transmit data bit 8
11–10WAKE – wake-up mode select bit
11–10SCCR2 — serial communications control register 2
11–11ILIE – idle line interrupt enable
11–11RE – receiver enable
11–12RIE – receiver interrupt enable
11–11RWU – receiver wake-up
11–12TCIE – transmit complete interrupt enable
11–11TE – transmitter enable
11–11TIE – transmit interrupt enable
11–11SCDR — serial communications data register
11–9SCI
baud rate selection
11–16block diagram
SCP1, SCP0 bits in BAUD
11–15SCSR — serial communications status register
11–12FE – framing error flag
11–14IDLE – idle line detected flag
11–13NF – noise error flag
11–14OR – overrun error flag
11–13RDRF – receive data register full flag
11–13TC – transmit complete flag
11–13TDRE – transmit data register empty flag
11–13SCT2, SCT1, SCT0 bits in BAUD
11–15IRQ — interrupt sensitivity
2–4KEYCLR — keyboard interrupt clear
2–4KEYMUX — multiplex bit for access of interrupt flag
LVIF, LVIE, LVION — low voltage interrupt bits
2–4PUEN — PORTC pull-up enable
2–4SC — system clock option
2–4SPCR
CPOL – clock polarity
10–7DOD – direction of data
10–7MSTR – master/slave mode select
10–7SPE – SPI system enable
10–7SPIE – SPI interrupt enable
10–6SPR1, SPR0 – SPI clock select bits
10–7block diagram
SPI registers
SPCR — SPI control register
10–6SPDAT — SPI data I/O register
10–9SPSR — SPI status register
10–8SPI signal descriptions
master in slave out (MISO)
10–2master out slave in (MOSI)
10–2SPSR
MODF – SPI mode error interrupt status flag
10–8SPIF – SPI interrupt request flag
10–8WCOL – write collision
10–8system options register
2–4T
TCAP1, TCAP2 bits in TSR
6–8TCR1 — timer control register 1
6–4CO1E – compare output enable bit 1
6–5IC1IE – input capture interrupt enable 1
6–5IC2IE – input capture interrupt enable 2
6–5IEDG1 – input edge bit 1
6–5IEDG2 – input edge bit 2
6–6OC1IE – output compare interrupt enable 1
6–5OLVL1 – output level bit 1
6–6TOIE – timer overflow interrupt enable
6–5TCR2 — timer control register 2
6–4CO2E – compare output enable bit 2
6–605F32Book Page xxi Tuesday, June 8, 1999 7:55 am