參數(shù)資料
型號(hào): MC68HC05BS8FB
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PQFP44
封裝: PLASTIC, QFP-44
文件頁(yè)數(shù): 114/128頁(yè)
文件大?。?/td> 9691K
代理商: MC68HC05BS8FB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
9-10
MC68HC05BS8
SYNC SIGNAL PROCESSOR
9
9.10.4
Interrupt Line Count Register (ILCR)
This is a read/write register containing the line number for which the Vertical Sync Interrupt is to
be generated. Interrupt will be generated if VSIE bit is set, I bit in CCR is cleared, and the internal
line counter value matches the setting in this register after the Vsync pulse. The Vsync Interrupt
Vectors are at $3FF8 and $3FF9, and the interrupt latch is cleared by fetching the interrupt
vectors.
VSIE - Vsync Interrupt Enable
This bit enables and disables the Vsync interrupt.
1 (set)
Vsync interrupt enabled.
0 (clear) –
Vsync interrupt disabled.
LC6:0 - Line Count for Vsync Interrupt
These 7 bits store the line number for which the Vsync Interrupt will occur. The number is ranged
from 0 to 127.
9.10.5
Sampling Pulse Register (SPR)
This read/write register contains the line number for which the sampling pulse in SAM output to
be generated. The line number is ranged from 0 to 127. Sampling pulses are produced when there
is a Vsync pulse, or this register matches the horizontal line counter.
9.11
System Operation
The sync processor accepts sync signals from the main computer; the signals can either be
separate Hsync and Vsync or composite sync through HSYNC input. Polarity correction is
performed before the sync signals go any further into the system. The sync pulse detection blocks
will continuously monitor the signal, to see if it is active. If the signal is not active, the circuit will
switch to output the internally generated clock signal. This will protect the circuits behind from
being damaged by an inactive signal.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
ILCR
$000E
VSIE
LC6
LC5
LC4
LC3
LC2
LC1
LC0
0000 0010
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
SPR
$000F
SP6
SP5
SP4
SP3
SP2
SP1
SP0
0000 0010
TPG
84
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC705C9CFN 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC705C9FN 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC705C9P 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC705E5DW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC705G1B 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05C0CP 制造商:Motorola Inc 功能描述:
MC68HC05C12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12P 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS