- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC05BS8FB (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05BS8FB |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁數(shù)： | 112/128頁 |
| 文件大?。?/td> | 9691K |
| 代理商： | MC68HC05BS8FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
9-8
MC68HC05BS8
SYNC SIGNAL PROCESSOR
9
HDET - Horizontal Sync Signal Detect
1 (set)
–
An active horizontal sync is detected at HSYNC input.
0 (clear) –
No horizontal sync signal at HSYNC input; use internal generated
Hsync for HTTL.
This bit is set when an active horizontal sync signal is detected on the HSYNC pin. If cleared, it
indicates there is no active signal, and the HTTL will output the internally generated Hsync signal.
An active horizontal sync signal is dened as:
HDET=(HSYNC pulse width < 16tCYC) (HSYNC period < 128tCYC) [(H line per frame < 4096) + (VDET=0)]
SOUT - Sync Output Select
1 (set)
–
Use processed VSYNC and HSYNC inputs for VTTL and HTTL.
0 (clear) –
Use internally generated sync signals for VTTL and HTTL.
When cleared, the outputs to VTTL and HTTL are the internally generated signals. When set, the
outputs are the processed input signals. This bit can only be set if both VDET and HDET are logic
1’s, and will be cleared automatically if VDET or HDET is not logic “1”. Reset clears this bit.
INSRT - Hsync Insertion
1 (set)
–
No inserted pulses. HTTL will always follow the HSYNC input.
0 (clear) –
For composite sync inputs, emulated sync pulses will be inserted into
the HTTL signal during the vertical sync pulse.
For separate sync inputs, when this Hsync Insertion bit is cleared, sync pulses will continue to be
the Hsync signal during the vertical sync pulse. For composite sync input, when this bit is cleared,
emulated sync pulses will be inserted into the HTTL during the vertical sync pulse. In both cases,
when this bit is set, there will be no inserted pulses, and HTTL will always follow the HSYNC input.
Reset clears this bit.
SIN1:SIN0 - Sync Input Source
These two bits selects the source of the input sync signals. Reset clears these bits.
SIN1
SIN0
Sync input source
0
Separated sync signal through VSYNC and HSYNC inputs.
0
1
Composite sync signal through HSYNC input.
1
X
Composite sync signal through CSYNC input.
TPG
82
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705C9CFN | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC705C9FN | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC705C9P | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705E5DW | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705G1B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05C0CP | 制造商:Motorola Inc 功能描述: |
| MC68HC05C12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
發(fā)布緊急采購，3分鐘左右您將得到回復。