- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45204 > MC16V1CPU20B1 (MOTOROLA INC) 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC16V1CPU20B1 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 87/128頁(yè) |
| 文件大小： | 571K |
| 代理商： | MC16V1CPU20B1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MC68HC16V1
MOTOROLA
MC68HC16V1TS/D
61
3.9.3 Chip-Select Control Register
The chip select control register contains bits controlling the size of accesses made by each of the chip
selects, the response to IACK cycles when not programming a chip select to match the cycle, and the
option to re-program the R/W and DS pins as alternate read and write strobes.
IPL[7:1] — Interrupt Priority Level
Setting any of the bits in this field to one determines whether or not CSA responds to IACK cycles of
the corresponding interrupt level. If all bits in IPL[7:1] remain cleared to zero, CSA does not respond to
IACK cycles. If one or more of these bits is set to one, CSA responds according to the IACK bit and the
options programmed for CSA.
IACK — Interrupt Acknowledge Response
This bit, along with the IACK/CS bit in CSORA, determines CSA response to an IACK cycle. The re-
sponse, based on the programming of these two bits, is summarized in Table 39.
MUX[A:C] — Non-Multiplexed Bus Override
These three bits allow multiplexed bus cycles to occur on a non-multiplexed external bus on a per chip-
select basis. If a match occurs in a chip-select option and base address register pair, and the MUX bit
for the corresponding chip-select is set to one, the access to that block of memory is done using multi-
plexed address and data.
NOTE
When the SLIM is configured at reset for multiplexed bus operation, these bits have
no meaning and are ignored.
ADRDIS — Address Bus Disable
This bit disables the external address bus during internal accesses. When set, the external address bus
is not driven on internal cycles unless the show cycle feature is being used. Disabling the address bus
results in the addition of one wait state for all cycles, internal and external.
0 = Enable external address bus during internal accesses.
1 = Disable external address bus during internal accesses.
1. Can also be terminated by DTACK pin (if available).
CSCR — Chip-Select Control Register
$YFFA6C
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
IPL7
IPL6
IPL5
IPL4
IPL3
IPL2
IPL1
IACK
MUXA
MUXB
MUXC
ADRDIS
SIZA
SIZB
SIZC
RWEN
RESET:
0
PCON9
PCON7
PCON5
0
Table 39 IACK Cycle Response To External IRQ Input Assertion
IACK Cycle Conditions
Response
IRQ Pin
Asserted
State of IPL Bit
in CSCR
Corresponding
to IRQ Level
State of IACK
Bit in CSCR
State of
IACK/CS Bit
in CSORA
IACK Cycle
Termination
AS
CSA
Source of
Vector
N
—
Internal bus error
1
None
Y
0
None/Bus Monitor/
Internal bus error
1
None
Y
1
0
Internal Autovector
1
Correspond-
ing Autovector
Y
—
0
1
External DTACK
0
1
External
Y—
1
0
Internal DTACK1
0
1
External
Y—
1
Internal DTACK1
0
External
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC2670L | DOT MAT LCD DRVR AND DSPL CTLR, CDIP28 |
| MC2670P | DOT MAT LCD DRVR AND DSPL CTLR, PDIP28 |
| MC2671AS | 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40 |
| MC2671AL | 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40 |
| MC2675B5S | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC16XSD200FK | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Dual 16 mOhm High Side Switch |
| MC16Z1CFC25B1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC16Z1CPV20B1 | 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk |
| MC16Z3BCAG16 | 功能描述:16位微控制器 - MCU 16BIT MCU 4KRAM 8KROM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MC-17 | 功能描述:TERM BARRIER 17CIRC DUAL ROW RoHS:是 類(lèi)別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類(lèi)型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"（11.12mm） 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類(lèi)型:雙壁（雙） 特點(diǎn):法蘭 顏色:黑 包裝:散裝 安裝類(lèi)型:通孔 工作溫度:- 材料 - 絕緣體:聚對(duì)苯二甲酸丁二酯（PBT），玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱(chēng):038780-111538780-1115387801115 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。