- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11205 > MB91F267APMC-GE1 (Fujitsu Semiconductor America Inc)IC MCU FLASH 128KB FLASH 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91F267APMC-GE1 |
| 廠商： | Fujitsu Semiconductor America Inc |
| 文件頁數(shù)： | 28/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU FLASH 128KB FLASH 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | FR MB91265A |
| 核心處理器： | FR60Lite RISC |
| 芯體尺寸： | 32-位 |
| 速度： | 33MHz |
| 連通性： | UART/USART |
| 外圍設(shè)備： | DMA，WDT |
| 輸入/輸出數(shù)： | 49 |
| 程序存儲(chǔ)器容量： | 128KB（128K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 4K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 11x8/10b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 105°C |
| 封裝/外殼： | 64-LQFP |
| 包裝： | 托盤 |
| 其它名稱： | 865-1092 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
37
8183F–AVR–06/12
ATtiny24A/44A/84A
Bits 4:3 – SM[1:0]: Sleep Mode Select Bits 1 and 0
These bits select between available sleep modes, as shown in Table 7-2.
Note:
1. Only recommended with external crystal or resonator selected as clock source
Bit 2 – BODSE: BOD Sleep Enable
The BODSE bit enables setting of BODS control bit, as explained on BODS bit description. BOD
disable is controlled by a timed sequence.
This bit is unused in devices where software BOD disable has not been implemented and will
read as zero in those devices.
7.5.2
PRR – Power Reduction Register
The Power Reduction Register provides a method to reduce power consumption by allowing
peripheral clock signals to be disabled.
Bits 7:4 – Res: Reserved Bits
These bits are reserved in the ATtiny24A/44A and will always read as zero.
Bit 3 – PRTIM1: Power Reduction Timer/Counter1
Writing a logic one to this bit shuts down the Timer/Counter1 module. When the Timer/Counter1
is enabled, operation will continue like before the shutdown.
Bit 2 – PRTIM0: Power Reduction Timer/Counter0
Writing a logic one to this bit shuts down the Timer/Counter0 module. When the Timer/Counter0
is enabled, operation will continue like before the shutdown.
Bit 1 – PRUSI: Power Reduction USI
Writing a logic one to this bit shuts down the USI by stopping the clock to the module. When
waking up the USI again, the USI should be re initialized to ensure proper operation.
Bit 0 – PRADC: Power Reduction ADC
Writing a logic one to this bit shuts down the ADC. The ADC must be disabled before shut down.
The analog comparator cannot be used when the ADC is shut down.
Table 7-2.
Sleep Mode Select
SM1
SM0
Sleep Mode
00
Idle
0
1
ADC Noise Reduction
1
0
Power-down
1
Standby(1)
Bit
7
654
3
2
10
–
PRTIM1
PRTIM0
PRUSI
PRADC
PRR
Read/Write
R
R/W
Initial Value
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC7034BCPZ-RL | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7126BSTZ126IRL | IC MCU 16/32B 126KB FLASH 80LQFP |
| AT91SAM7S256C-MU-999 | IC MCU ARM7 256KB FLASH 64-VQFN |
| AT90USB1287-MUR | MCU AVR 128K FLASH 16MHZ 64QFN |
| AT90USB1287-AUR | MCU AVR 128K FLASH 16MHZ 64TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91F267APMC-GS | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
| MB91F267APMC-GSE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
| MB91F267N | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller |
| MB91F267NA | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
| MB91F267NAPMC-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。