- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69020 > MB90F395HAPMT (FUJITSU LTD) 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120 PDF資料下載
參數(shù)資料
| 型號： | MB90F395HAPMT |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120 |
| 封裝： | 16 X 16 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-120 |
| 文件頁數(shù)： | 30/72頁 |
| 文件大?。?/td> | 1734K |
| 代理商： | MB90F395HAPMT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
36
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37272M6/M8–XXXSP/FP, M37272MA–XXXSP
M37272E8SP/FP, M37272EFSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.3
(8) Bit 7: Communication mode specification bit
(master/slave specification bit: MST)
This bit is used for master/slave specification for data communica-
tion. When this bit is “0,” the slave is specified, so that a START
condition and a STOP condition generated by the master are received,
and data communication is performed in synchronization with the
clock generated by the master. When this bit is “1,” the master is
specified and a START condition and a STOP condition are gener-
ated, and also the clocks required for data communication are gen-
erated on the SCL.
The MST bit is cleared to “0” in one of the following conditions.
Immediately after completion of 1-byte data transmission when
arbitration lost is detected
When a STOP condition is detected.
When occurence of a START condition is disabled by the START
condition duplication preventing function (Note).
At reset
Fig. 8.6.7 I2C Status Register
b7b6b5b4b3b2b1b0
I2C status register (S1) [Address 00F816]
I2C Status Register
0
3
4
5
6, 7
b7 b6
0
0 : Slave recieve mode
0
1 : Slave transmit mode
1
0 : Master recieve mode
1
1 : Master transmit mode
1
2
0
1
0
B
Name
Functions
After reset R W
Communication mode
specification bits
(TRX, MST)
0 : Bus free
1 : Bus busy
Bus busy flag (BB)
0 : Interrupt request issued
1 : No interrupt request issued
I2C-BUS interface interrupt
request bit (PIN)
0 : Not detected
1 : Detected
Arbitration lost detecting flag
(AL) (See note)
0 : Address mismatch
1 : Address match
Slave address comparison
flag (AAS) (See note)
0 : No general call detected
1 : General call detected
General call detecting flag
(AD0) (See note)
0 : Last bit = “0 ”
1 : Last bit = “1 ”
Last receive bit (LRB)
(See note)
Note : These bits and flags can be read out, but cannnot be written.
Indeterminate R—
R—
RW
R W
0
R W
(See note)
Fig. 8.6.8 Interrupt Request Signal Generation Timing
SCL
PIN
IICIRQ
Note: The START condition duplication prevention function disables the START
condition generation, reset of bit counter reset, and SCL output, when
the following condition is satisfied:
a START condition is set by another master device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F428GBPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90F423GBPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90423GBPFV | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90427GBPFV | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90F423GBPF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F428GAPMC-GSE1 | 制造商:FUJITSU 功能描述: |
| MB90F428GCPFR-GSE1 | 制造商:FUJITSU 功能描述: |
| MB90F438LSPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F438LSPMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F439PMCR-GE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。