- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45053 > M8803F3Y-90K1T (STMICROELECTRONICS) 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 PDF資料下載
參數(shù)資料
| 型號： | M8803F3Y-90K1T |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 35/85頁 |
| 文件大?。?/td> | 601K |
| 代理商： | M8803F3Y-90K1T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
M88 FAMILY
40/85
Table 22. Port Operating Modes
Note: 1. Can be multiplexed with other I/O functions.
Table 23. Port Operating Mode Settings
Note: 1. N/A = Not Applicable
2. The direction of the Port A,B, C, and D pins are controlled by the Direction Register ORed with the individual output enable product
term (.oe) from the CPLD AND array.
3. Any of these three methods will enable JTAG pins on Port C.
Port Mode
Port A
Port B
Port C
Port D
MCU I/O
Yes
PLD I/O
McellAB Outputs
McellBC Outputs
Additional Ext. CS Outputs
PLD Inputs
Yes
No
Yes
No
Yes
No
Yes
No
Yes
No
Yes
Address Out
Yes (A7 – 0)
or (A15 – 8)
No
Address In
Yes
Data Port
Yes (D7 – 0)
No
Peripheral I/O
Yes
No
JTAG ISP
No
Yes1
No
Mode
Defined In
PSDabel
Defined In
PSDconfiguratio n
Control
Register
Setting
Direction
Register
Setting
VM
Register
Setting
JTAG Enable
MCU I/O
Declare pins only
N/A1
0
1 = output,
0 = input
(Note 2)
N/A
PLD I/O
Logic equations
N/A
(Note 2)
N/A
Data Port (Port A)
N/A
Specify bus type
N/A
Address Out
(Port A,B)
Declare pins only
N/A
1
1 (Note 2)
N/A
Address In
(Port A,B,C,D)
Logic for equation
Input Macrocells
N/A
Peripheral I/O
(Port A)
Logic equations
(PSEL0 & 1)
N/A
PIO bit = 1
N/A
JTAG ISP (Note 3)
JTAGSEL
JTAG
Configuration
N/A
JTAG_Enable
As shown in Figure 27, the ports contain an output
multiplexer whose selects are driven by the
configuration bits in the Control Registers (Ports A
and B only) and PSDsoft Configuration. Inputs to
the multiplexer include the following:
t Output data from the Data Out Register
t Latched address outputs
t CPLD Macrocell output
t External Chip Select from CPLD.
The Port Data Buffer (PDB) is a tri-state buffer that
allows only one source at a time to be read. The
PDB is connected to the Internal Data Bus for
feedback and can be read by the microcontroller.
The Data Out and Macrocell outputs, Direction
and Control Registers, and port pin input are all
connected to the PDB.
The Port pin’s tri-state output driver enable is
controlled by a two input OR gate whose inputs
come from the CPLD AND array enable product
term and the Direction Register. If the enable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M8813F3Y-90K1T | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| M906-01-125.0000LF | 125 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M906-01-125.0000LF | 125 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M906-01-187.5000LF | 187.5 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M906-01I156.2500 | 156.25 MHz, OTHER CLOCK GENERATOR, CQCC36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M8805/100-007 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-007 |
| M8805/100-009 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-009 |
| M8805/100-010 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-010 |
| M8805/100-015 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-015 |
| M8805/100-016 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-016 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。