- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45053 > M8803F3Y-90K1T (STMICROELECTRONICS) 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 PDF資料下載
參數(shù)資料
| 型號： | M8803F3Y-90K1T |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 28/85頁 |
| 文件大小： | 601K |
| 代理商： | M8803F3Y-90K1T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
M88 FAMILY
34/85
Figu re 20. An Example of a Typical 8-bit Multiplexed Bus Interface
MICRO -
CONTROLLER
WR
RD
BHE
ALE
RESET
AD [ 7:0]
A[ 15:8]
A[ 7:0]
ADIO
PORT
A
PORT
B
PORT
C
WR (CNTRL0)
RD (CNTRL1)
BHE (CNTRL2)
RST
ALE (PD0)
PORT D
(OPTIONAL)
M88x3Fxx
AI02878
Table 21. 80C251 Configurations
Configuration
80C251 Read/Write Pins
Connecting to M88x3Fxx
FLASH+PSD Pins
Page Mode
1
WR
RD
PSEN
CNTL0
CNTL1
CNTL2
Non-Page Mode, 80C31
compatible A[7:0] multiplex with
D[7:0}
2
WR
PSEN only
CNTL0
CNTL1
Non-Page Mode
A[7:0] multiplex with D[7:0}
3
WR
PSEN only
CNTL0
CNTL1
Page Mode
A[15:8] multiplex with D[7:0}
4
WR
RD
PSEN
CNTL0
CNTL1
CNTL2
Page Mode
A[15:8] multiplex with D[7:0}
by the MCU via the IMC buffer. See the section
entitled “I/O Ports”, on page 39.
IMCs can use the address strobe to latch address
bits higher than A15. Any latched addresses are
routed to the PLDs as inputs.
IMCs are particularly useful with handshaking
communication
applications
where
two
processors pass data back and forth through a
common mailbox. Figure 19 shows a typical
configuration where the Master MCU writes to the
Port A Data Out Register. This, in turn, can be
read by the Slave MCU via the activation of the
“Slave-Read” output enable product term.
or to pass incoming Port signals prior to driving
them onto the PLD input bus. The outputs of the
IMCs can be read by the microcontroller through
the internal data bus.
The enable for the latch and clock for the register
are driven by a multiplexer whose inputs are a
product term from the CPLD AND array or the
MCU address strobe (ALE/AS). Each product term
output is used to latch or clock four IMCs. Port
inputs 3-0 can be controlled by one product term
and 7-4 by another.
Configurations for the IMCs are specified by
equations written in PSDabel (see Application
Note AN1171). Outputs of the IMCs can be read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M8813F3Y-90K1T | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| M906-01-125.0000LF | 125 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M906-01-125.0000LF | 125 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M906-01-187.5000LF | 187.5 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M906-01I156.2500 | 156.25 MHz, OTHER CLOCK GENERATOR, CQCC36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M8805/100-007 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-007 |
| M8805/100-009 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-009 |
| M8805/100-010 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-010 |
| M8805/100-015 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-015 |
| M8805/100-016 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-016 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。