
MOTOROLA
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
10-15
10.11 AC ELECTRICAL SPECIFICATIONS—MC68000 TO M6800
PERIPHERAL
(V
CC
= 5.0 Vdc
±
5%; GND=0 Vdc; T
A
= T
L
TO T
H
; refer to figures 10-6)
(Applies To All Processors Except The MC68EC000)
Num
Characteristic
8 MHz*
10 MHz*
12.5 MHz*
16.67 MHz
`12F'
16 MHz
20 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
121
181
Clock Low to
AS, DS
Negated
—
62
—
50
—
40
—
40
3
30
3
25
ns
Clock High to R/
W
High
(Read)
0
55
0
45
0
40
0
40
0
30
0
25
ns
201
Clock High to R/
W
Low
(Write)
0
55
0
45
0
40
0
40
0
30
0
25
ns
23
Clock Low to Data-Out Valid
(Write)
—
62
—
50
—
50
—
50
—
30
—
25
ns
27
Data-In Valid to Clock Low
(Setup Time on Read)
10
—
10
—
10
—
7
—
5
—
5
—
ns
29
AS, DS
Negated to Data-In
Invalid (Hold Time on Read)
0
—
0
—
0
—
0
—
0
—
0
—
ns
40
Clock Low to
VMA
Asserted
—
70
—
70
—
70
—
50
—
50
—
40
ns
41
Clock Low to E Transition
—
55
—
45
—
35
—
35
—
35
—
30
ns
42
E Output Rise and Fall Time
—
15
—
15
—
15
—
15
—
15
—
12
ns
43
VMA
Asserted to E High
200
—
150
—
90
—
80
—
80
—
60
—
ns
44
AS, DS
Negated to
VPA
Negated
0
120
0
90
0
70
0
50
0
50
0
42
ns
45
E Low to Control, Address
Bus Invalid (Address Hold
Time)
30
—
10
—
10
—
10
—
10
—
10
—
ns
47
Asynchronous Input Setup
Time
10
—
10
—
10
—
10
—
10
—
5
—
ns
492
AS, DS
, Negated to E Low
-70
70
-55
55
-45
45
-35
35
-35
35
–30
30
ns
50
E Width High
450
—
350
—
280
—
220
—
220
—
190
—
ns
51
E Width Low
700
—
550
—
440
—
340
—
340
—
290
—
ns
54
E Low to Data-Out Invalid
30
—
20
—
15
—
10
—
10
—
5
—
ns
*These specifications represent improvement over previously published specifications for the 8-, 10-, and 12.5-MHz
MC68000 and are valid only for product bearing date codes of 8827 and later.
** This frequency applies only to MC68HC000 and MC68HC001.
NOTES:
1. For a loading capacitance of less than or equal to 50 pF, subtract 5 ns from the value given in the
maximum columns.
2. The falling edge of S6 triggers both the negation of the strobes (
AS
and
DS
) and the falling edge of E.
Either of these events can occur first, depending upon the loading on each signal. Specificaton
#49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the
falling edge of the E clock.