參數(shù)資料
型號(hào)： M5M4V16169DRT-7
廠商： Mitsubishi Electric Corporation
英文描述： 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
中文描述： 16MCDRAM：16米（100萬字由16位）與16K的緩存內(nèi)存（1024字由16位）的SRAM
文件頁數(shù)： 11/64頁
文件大小： 737K
代理商： M5M4V16169DRT-7
M5M4V16169DTP/RT-7,-8,-10,-15
16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
MODE DESCRIPTIONS (4)
MITSUBISHI LSIs
(REV 1.0) Jul. 1998
MITSUBISHI ELECTRIC
Buffer Read
Buffer Write
Data is written from the I/O pins to the Write-Buffer1. Addresses As0-A2 are used to select
(1of8) the 16-bit word to be written. Addresses As3-As9 must be set low for this operation.
The transfer mask bits associated with the Upper and Lower bytes are cleared in the WB1
Mask. DQCu and DQCl control Upper and Lower byte writes (and associated tranfer mask
bits), respectively.
Data is read from the Read Buffer (RB2) to the I/O pins. Addresses As0-As2 are used to
select (1 of 8) the 16-bit word to be read. Addresses As3-As9 must be set low for this
operation.
DRAM
1M X 16
Ad3-7
1of32
Decode
DRAM RowDecoder
11
DQs
SRAM
1KX16
8X16
8X16
8X16
8X16
8X16
16bits
16bits
16bits
As3-9
1of128Decode
SRAM RowDecoder
Ad0-11
1of4096Decode
As0-2
1of8
Decode
As0-2
1of8Decode
8X16Block
8X16Block
WB1
Upper Byte
Lower Byte
16bits
As0-2
1of8Decode
Upper Byte
Lower Byte
RB2
Upper Byte
Lower Byte
DQs
SRAM
1KX16
8X16
8X16
8X16
8X16
8X16
16bits
16bits
16bits
As3-9
1of128Decode
SRAM RowDecoder
DRAM
1M X 16
Ad0-11
1of4096Decode
Ad3-7
1of32
Decode
As0-2
1of8
Decode
As0-2
1of8Decode
8X16Block
8X16Block
WB1
Upper Byte
Lower Byte
Upper Byte
Lower Byte
DRAM RowDecoder
16bits
As0-2
1of8Decode
Upper Byte
Lower Byte
RB2
Lower Byte
RB1
Upper Byte
Lower Byte
X
RB1
X
DQ8-15
DQ0-7
DQ8-15
DQ0-7
相關(guān)PDF資料
PDF描述
M5M4V16169DRT-8 22182053
M5M4V16G50DFP-10 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
M5M4V16G50DFP-12 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
M5M4V16G50DFP-8 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
M5M4V64S20ATP-10 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V16169DRT-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DTP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DTP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DTP-15 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DTP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*