
x
38K2 Group User’s Manual
List of figures
Fig. 3.1.3 USB output switching characteristics measurement circuit (2) for D0+, D1+/D2+ (full-speed),
D1-/D2- (low-speed) ... 3-10
Fig. 3.1.4 Output switching characteristics measurement circuit .......................................... 3-19
Fig. 3.1.5 USB output switching characteristics measurement circuit (1) for D0-, D1+/D2+ (low-speed),
D1-/D2- (full-speed) .... 3-21
Fig. 3.1.6 SB output switching characteristics measurement circuit (2) for D0+, D1+/D2+ (full-speed),
D1-/D2- (low-speed) ... 3-21
Fig. 3.1.7 Timing chart (1) .......................................................................................................... 3-22
Fig. 3.1.8 Timing chart (2) .......................................................................................................... 3-23
Fig. 3.1.9 Timing chart (3) .......................................................................................................... 3-24
Fig. 3.1.10 Timing chart (4) ........................................................................................................ 3-25
Fig. 3.1.11 Timing chart (5) ........................................................................................................ 3-26
Fig. 3.1.12 Timing chart (6) ........................................................................................................ 3-27
Fig. 3.3.1 Sequence of changing relevant register ................................................................. 3-31
Fig. 3.3.2 Sequence of check of interrupt request bit ............................................................ 3-32
Fig. 3.3.3 Sequence of setting serial I/O control register again ........................................... 3-34
Fig. 3.3.4 Initialization of processor status register ................................................................ 3-38
Fig. 3.3.5 Sequence of PLP instruction execution .................................................................. 3-38
Fig. 3.3.6 Stack memory contents after PHP instruction execution ..................................... 3-38
Fig. 3.3.7 Status flag at decimal calculations .......................................................................... 3-39
Fig. 3.4.1 Selection of packages ............................................................................................... 3-41
_____________
Fig. 3.4.2 Wiring for the RESET pin ......................................................................................... 3-41
Fig. 3.4.3 Wiring for clock I/O pins ........................................................................................... 3-42
Fig. 3.4.4 Wiring for CNVSS pin .................................................................................................. 3-42
Fig. 3.4.5 Wiring for the VPP pin of the flash memory version .............................................. 3-43
Fig. 3.4.6 Bypass capacitor across the VSS line and the VCC line ........................................ 3-43
Fig. 3.4.7 Analog signal line and a resistor and a capacitor ................................................ 3-44
Fig. 3.4.8 Wiring for a large current signal line ...................................................................... 3-45
___________
Fig. 3.4.9 Wiring of RESET pin ................................................................................................. 3-45
Fig. 3.4.10 VSS pattern on the underside of an oscillator ...................................................... 3-46
Fig. 3.4.11 Setup for I/O ports ................................................................................................... 3-46
Fig. 3.4.12 Watchdog timer by software ................................................................................... 3-47
Fig. 3.5.1 Structure of Port Pi .................................................................................................... 3-48
Fig. 3.5.2 Structure of Port Pi direction register ..................................................................... 3-48
Fig. 3.5.3 Structure of USB control register ............................................................................. 3-49
Fig. 3.5.4 Structure of USB function/HUB enable register ..................................................... 3-49
Fig. 3.5.5 Structure of USB function address register ............................................................ 3-49
Fig. 3.5.6 Structure of USB HUB address register ................................................................. 3-50
Fig. 3.5.7 Structure of Frame number register Low ................................................................ 3-50
Fig. 3.5.8 Structure of Frame number register High ............................................................... 3-50
Fig. 3.5.9 Structure of USB interrupt source enable register ................................................ 3-50
Fig. 3.5.10 Structure of USB interrupt source register ........................................................... 3-51
Fig. 3.5.11 Structure of Endpoint index register ...................................................................... 3-51
Fig. 3.5.12 Structure of EP00 stage register ........................................................................... 3-52
Fig. 3.5.13 Structure of EP01 set register ............................................................................... 3-52
Fig. 3.5.14 Structure of EP02 set register ............................................................................... 3-53
Fig. 3.5.15 Structure of EP03 set register ............................................................................... 3-53
Fig. 3.5.16 Structure of EP10 stage register ........................................................................... 3-54
Fig. 3.5.17 Structure of EP11 set register ............................................................................... 3-54
Fig. 3.5.18 Structure of EP00 control register 1 ..................................................................... 3-54
Fig. 3.5.19 Structure of EP01 control register 1 ..................................................................... 3-55
Fig. 3.5.20 Structure of EP02 control register 1 ..................................................................... 3-55
Fig. 3.5.21 Structure of EP03 control register 1 ..................................................................... 3-55