參數(shù)資料
型號(hào)： M38K29F8HP
元件分類： 微控制器/微處理器
英文描述： 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
封裝： 10 X 10 MM, 0.50 MM PITCH, PLASTIC, LQFP-64
文件頁(yè)數(shù)： 116/126頁(yè)
文件大小： 2167K
代理商： M38K29F8HP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
iv
38K2 Group User’s Manual
List of figures
CHAPTER 1 HARDWARE
Fig. 1 Pin configuration of 38K2 group ..................................................................................... 1-2
Fig. 2 Functional block diagram ................................................................................................. 1-3
Fig. 3 Part numbering .................................................................................................................. 1-5
Fig. 4 Memory expansion plan ................................................................................................... 1-6
Fig. 5 740 Family CPU register structure ................................................................................. 1-7
Fig. 6 Register push and pop at interrupt generation and subroutine call .......................... 1-8
Fig. 7 Structure of CPU mode register ................................................................................... 1-10
Fig. 8 Memory map diagram ..................................................................................................... 1-11
Fig. 9 Memory map of special function register (SFR) ......................................................... 1-12
Fig. 10 Port block diagram (1) ................................................................................................. 1-14
Fig. 11 Port block diagram (2) ................................................................................................. 1-15
Fig. 12 Structure of port I/O-related registers ........................................................................ 1-16
Fig. 13 Interrupt control ............................................................................................................. 1-18
Fig. 14 Structure of interrupt-related registers ....................................................................... 1-18
Fig. 15 Connection example when using key input interrupt and port P0 block diagram1-19
Fig. 16 Structure of timer X mode register ............................................................................ 1-20
Fig. 17 Timer block diagram ..................................................................................................... 1-21
Fig. 18 Block diagram of clock synchronous serial I/O ........................................................ 1-22
Fig. 19 Operation of clock synchronous serial I/O function ................................................. 1-22
Fig. 20 Block diagram of UART serial I/O .............................................................................. 1-23
Fig. 21 Operation of UART serial I/O function ....................................................................... 1-23
Fig. 22 Structure of serial I/O control registers ..................................................................... 1-25
Fig. 23 USB function overview ................................................................................................. 1-26
Fig. 24 USB Function Control Circuit (USBFCC) block diagram ......................................... 1-27
Fig. 25
USB port external circuit (D0+, D0-, USBVREF, TrON) block diagram (4.0V
≤ VCC
≤ 5.25V) ........................................................................................................................ 1-28
Fig. 26
USB port external circuit (D0+, D0-, USBVREF, TrON) block diagram (3.0V
≤ VCC
≤ 4.0V) .......................................................................................................................... 1-28
Fig. 27 Example setting of buffer area beginning address .................................................. 1-29
Fig. 28 Examples of interrupt source dependant buffer area offset address .................... 1-29
Fig. 29 USB device interrupt control ....................................................................................... 1-31
Fig. 30 USB related registers ................................................................................................... 1-32
Fig. 31 Structure of USB control register ............................................................................... 1-33
Fig. 32 Structure of USB function/HUB enable register ....................................................... 1-33
Fig. 33 Structure of USB function address register .............................................................. 1-34
Fig. 34 Structure of USB HUB address register .................................................................... 1-34
Fig. 35 Structure of Frame number register Low .................................................................. 1-34
Fig. 36 Structure of Frame number register High ................................................................. 1-34
Fig. 37 Structure of USB interrupt source enable register ................................................... 1-35
Fig. 38 Structure of USB interrupt source register ................................................................ 1-36
Fig. 39 Structure of Endpoint index register .......................................................................... 1-37
Fig. 40 Structure of EP00 stage register ................................................................................ 1-38
Fig. 41 Structure of EP00 control register 1 .......................................................................... 1-38
Fig. 42 Structure of EP00 control register 2 .......................................................................... 1-38
Fig. 43 Structure of EP00 control register 3 .......................................................................... 1-39
相關(guān)PDF資料
PDF描述
M38K29F8LHP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
M38K27M4-XXXHP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
M41ST84WMQ6F 1 TIMER(S), REAL TIME CLOCK, PDSO16
M41ST85WMH6F 1 TIMER(S), REAL TIME CLOCK, PDSO28
M41ST85WMH6TR 1 TIMER(S), REAL TIME CLOCK, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38K29F8LHP 功能描述:IC 740 MCU FLASH 32K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB（96K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
M38K29F8LHP#U0 功能描述:IC 740/38K2 MCU FLASH 64-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外圍設(shè)備:DMA，POR，PWM，WDT 輸入/輸出數(shù):121 程序存儲(chǔ)器容量:384KB（384K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b，D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產(chǎn)品目錄頁(yè)面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87
M38K29F8LHP#UO 制造商:Renesas Electronics Corporation 功能描述:
M38K29T-ADF 功能描述:DEV TEMPORARY TARGET BOARD FOR M RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁(yè)面:1429 (CN2011-ZH PDF)
M38K29T-PAC 制造商:Renesas Electronics Corporation 功能描述:DEV SIMPLE TOOL SYSTEM PKG FOR 38000/38K - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*