
Rev.1.00
Oct 26, 2004
page 40 of 79
3883 Group
START/STOP
condition
control register
Oscillation
frequency
f(XIN) (MHz)
Fig. 42 Address data communication format
Fig. 41 Structure of I2C START/STOP condition control register
Note: Do not set “000002” or an odd number to the START/STOP condition set bits (SSC4 to SSC0).
Table 14 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency
Main clock
divide ratio
System
clock
φ
(MHz)
SCL release time
(
s)
Setup time
(
s)
Hold time
(
s)
8
4
2
8
2
XXX11010
XXX11000
XXX00100
XXX01100
XXX01010
XXX00100
3.5
s (14 cycles)
3.25
s (13 cycles)
3.0
s (3 cycles)
3.5
s (7 cycles)
3.0
s (6 cycles)
3.0
s (3 cycles)
6.75
s (27 cycles)
6.25
s (25 cycles)
5.0
s (5 cycles)
6.5
s (13 cycles)
5.5
s (11 cycles)
5.0
s (5 cycles)
3.25
s (13 cycles)
3.0
s (12 cycles)
2.0
s (2 cycles)
3.0
s (6 cycles)
2.5
s (5 cycles)
2.0
s (2 cycles)
4
1
2
1
b7
STSP
SEL
b0
I2C START/STOP condition
control register
START/STOP condition set bits
SCL/SDA interrupt pin polarity
selection bit
0 : Falling edge active
1 : Rising edge active
SCL/SDA interrupt pin selection bit
0 : SDA valid
1 : SCL valid
START/STOP condition generating
selection bit
0 : Setup/Hold time short mode
1 : Setup/Hold time long mode
SIS
SIP SSC4SSC3 SSC2 SSC1 SSC0
(S2D : address 001716)
S
Slave address
R/W
A
Data
A
Data
A/A
P
7 bits
“0”
1 to 8 bits
(1) A master-transmitter transnmits data to a slave-receiver
S
Slave address R/W
A
Data
A
Data
A
P
7 bits
“1”
1 to 8 bits
(2) A master-receiver receives data from a slave-transmitter
S
Slave address
1st 7 bits
R/W
A
7 bits
“0”
8 bits
(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address
Slave address
2nd bytes
A
Data
A
Data
A/A
P
1 to 8 bits
S
Slave address
1st 7 bits
R/W
A
7 bits
“0”
8 bits
(4) A master-receiver receives data from a slave-transmitter with a 10-bit address
Slave address
2nd bytes
A
Data
A
Sr
Slave address
1st 7 bits
R/W
A
Data
P
S : START condition
A : ACK bit
Sr : Restart condition
P : STOP condition
R/W : Read/Write bit
7 bits
“1”
1 to 8 bits