![](http://datasheet.mmic.net.cn/30000/M38197MA-XXXKP_datasheet_2360287/M38197MA-XXXKP_90.png)
76
3819 Group USER’S MANUAL
2. APPLICATION
MITSUBISHI MICROCOMPUTER
3819 Group
2.2 Timer
Fig. 2.2.9 Structure of Interrupt control register 1
Fig. 2.2.10 Structure of Interrupt control register 2
Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0
b
Function
At reset
RW
0
1
2
3
0
Interrupt control register 1 (ICON1) [Address:3E16]
Name
INT0 interrupt enable bit
INT1/ZCR interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
4
5
6
7
0
Serial I/O 2 interrupt enable
bit
Timer 1 interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
Serial I/O 3 interrupt enable
bit
Timer 2 interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
Serial I/O 1 interrupt enable
bit
Serial I/O automatic transfer
interrupt enable bit
q
INT2 interrupt enable bit
Remote control/counter
overflow interrupt enable bit
q
Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0
b
Function
At reset
RW
0
1
2
3
0
Interrupt control reigster 2 (ICON2) [Address:3F16]
Name
Timer 3 interrupt enable bit
Timer 4 interrupt enable bit
Timer 5 interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
Timer 6 interrupt enable bit
5
6
7
0
0 : Interrupt disabled
1 : Interrupt enabled
Fix this bit to "0."
FLD blanking interrupt
enable bit
FLD digit interrupt enable bit
q
INT4 interrupt enable bit
A-D conversion interrupt
enable bit
q
0 : Interrupt disabled
1 : Interrupt enabled
4
0
0 : Interrupt disabled
1 : Interrupt enabled
INT3 interrupt enable bit
0