194
3. APPENDIX
MITSUBISHI MICROCOMPUTER
3819 Group
3.3 Control registers
3819 Group USER’S MANUAL
Fig. 3.3.28 Structure of Interrupt control register 1
Fig. 3.3.27 Structure of Interrupt request register 2
Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0
b
Function
At reset
RW
0
1
2
3
0
Interrupt request reigster 2 (IREQ2) [Address:3D16]
Name
Timer 3 interrupt request bit
Timer 4 interrupt request bit
Timer 5 interrupt request bit
0 : No interrupt request
1 : Interrupt request
0 : No interrupt request
1 : Interrupt request
0 : No interrupt request
1 : Interrupt request
0 : No interrupt request
1 : Interrupt request
Timer 6 interrupt request bit
T
5
6
7
0
0 : No interrupt request
1 : Interrupt request
Nothing is allocated for this bit. This is a write disabled bit.
When this bit is read out, the value is "0."
FLD blanking interrupt
request bit
FLD digit interrupt request bit
q
INT4 interrupt request bit
A-D conversion interrupt
request bit
q
0 : No interrupt request
1 : Interrupt request
T
T "0" is set by software, but not "1."
4
0
0 : No interrupt request
1 : Interrupt request
INT3 interrupt request bit
T
0
T
Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0
B
Function
At reset
RW
0
1
2
3
0
Interrupt control register 1 (ICON1) [Address:3E16]
Name
INT0 interrupt enable bit
INT1/ZCR interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
4
5
6
7
0
Serial I/O 2 interrupt enable
bit
Timer 1 interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
Serial I/O 3 interrupt enable
bit
Timer 2 interrupt enable bit
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
0 : Interrupt disabled
1 : Interrupt enabled
Serial I/O 1 interrupt enable
bit
Serial I/O automatic transfer
interrupt enable bit
q
INT2 interrupt enable bit
Remote control/counter
overflow interrupt enable bit
q