![](http://datasheet.mmic.net.cn/30000/M38197MA-XXXKP_datasheet_2360287/M38197MA-XXXKP_5.png)
BEFORE USING THIS USER'S MANUAL
This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such
as hardware design or software development.
1. Organization
q CHAPTER 1 HARDWARE
This chapter describes features of the microcomputer, operation of each peripheral function and electric
characteristics.
q CHAPTER 2 APPLICATION
This chapter describes usage and application examples of peripheral functions, based mainly on setting examples
of related registers.
q CHAPTER 3 APPENDIX
This chapter includes precautions for systems development using the microcomputer, a list of control registers,
the masking confirmation (mask ROM version), and mark specifications which are to be submitted when ordering.
2. Structure of register
The figure of each register structure describes its functions, contents at reset, and attributes as follows :
Note 2. Bit attributesThe attributes of control register bits are classified into 3 bytes : read-only, write-only
and read and write. In the figure, these attributes are represented as follows :
: Bit in which nothing is arranged
Name
Function
At reset
RW
B
0
1
2
3
4
0
!
5
6
7
1
T
b0
b1
b2
b3
b4
b5
b6
b7
Contents immediately after reset release
Bit attributes
(Note 1)
Processor mode bits
Stack page selection bit
Nothing arranged for these bits. These are write disabled
bits. When these bits are read out, the contents are "0".
Fix this bit to "0".
Main clock (XIN-XOUT) stop bit
Internal system clock selection bit
00: Single-chip mode
01:
10:
11:
Not available
b1b0
0 : 0 page
1 : 1 page
0 : Operating
1 : Stopped
0 : XIN-XOUT selected
1 : XCIN-XCOUT selected
: Bit that is not used for control of the corresponding function
0
Note 1. Contents immediately after reset release
0“0” at reset release
1“1” at reset release
UndefinedUndefined or reset release
Contents determined by option at reset release (D) Note
T
RRead
Read enabled
!Read disabled
WWrite
Write enabled
! Write disabled
“0” write
T
(Note 2)
T
CPU mode register (CPUM) [Address:3B 16]
Bits