- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69011 > M34552G8HFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34552G8HFP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48 |
| 文件頁(yè)數(shù)： | 142/143頁(yè) |
| 文件大?。?/td> | 0K |
| 代理商： | M34552G8HFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)當(dāng)前第142頁(yè)第143頁(yè)
8: REGISTERS
1-86
EPSON
S1D13505F00A HARDWARE FUNCTIONAL
SPECIFICATION (X23A-A-001-12)
Display Conguration Registers
bit 7
SwivelViewTM Enable
When this bit = 1, all CPU accesses to the display buffer are translated to provide clock-
wise 90 hardware rotation of the display image. Refer to Section 13, “SwivelViewTM”
for application and limitations.
bits 6–5
Simultaneous Display Option Select Bits [1:0]
These bits are used to select one of four different simultaneous display mode options:
Normal, Line Doubling, Interlace, or Even Scan Only. The purpose of these modes is to
manipulate the vertical resolution of the image so that it ts on both the CRT, typically
640x480, and LCD. The following table describes the four modes using a 640x480 CRT
as an example:
Notes: 1. Dual Panel Considerations:
When configured for a dual LCD panel and using Simultaneous Display, the Half Frame Buffer
Disable, REG[1Bh] bit 0, must be set to 1.
This results in a lower contrast on the LCD panel, which may require adjustment.
2. The Line doubling option is not supported with dual panel.
Display Mode Register
REG[0Dh]
RW
SwivelViewTM
Enable
Simultaneous
Display Option
Select Bit 1
Simultaneous
Display Option
Select Bit 0
Bit-per-pixel
Select Bit 2
Bit-per-pixel
Select Bit 1
Bit-per-pixel
Select Bit 0
CRT Enable
LCD Enable
Table 8-6 Simultaneous Display Option Selection
Simultaneous
Display Option
Select Bits [1:0]
Simultaneous
Display Mode
Mode Description
00
Normal
The image is not manipulated. This mode is used when the CRT and LCD have the same reso-
lution, e.g. 480 lines.
It is necessary to suit the vertical retrace period to the CRT. This results in a lower LCD duty
cycle
(1/525 compared to the usual 1/481). This reduced duty cycle may result in lower con-
trast on the LCD.
01
Line Doubling
Each line is replicated on the CRT. This mode is used to display a 240-line image on a 240-line
LCD and stretch it to a 480-line image on the CRT. The CRT has a heightened aspect ratio.
It is necessary to suit the vertical retrace period to the CRT. This results in a lower LCD duty
cycle
(2/525 compared to the usual 1/241). This reduced duty cycle is not extreme and the con-
trast of the LCD image should not be greatly reduced.
10
Interlace
The odd and even elds of a 480-line image are interlaced on the LCD. This mode is used to
display a 480-line image on the CRT and squash it onto a 240-line LCD. The full image is
viewed on the LCD but the interlacing may create icker. The LCD has a shortened aspect
ratio.
It is necessary to suit the vertical retrace period to the CRT. This results in a lower LCD duty
cycle (2/525 compared to the usual 1/241). This reduced duty cycle is not extreme and the con-
trast of the LCD image should not be greatly reduced.
11
Even Scan Only
Only the even eld of a 480-line image is displayed on the LCD. This is an alternate method to
display a 480-line image on the CRT and squash it onto a 240-line LCD. Only the even scans
are viewed on the LCD. The LCD has a shortened aspect ratio.
It is necessary to suit the vertical retrace period to the CRT. This results in a lower LCD duty
cycle
(2/525 compared to the usual 1/241). This reduced duty cycle is not extreme and the con-
trast of the LCD image should not be greatly reduced.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34559G6FP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34552M4H-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M4-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M8H-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M8-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MXH-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。