8: REGISTERS
S1D13505F00A HARDWARE FUNCTIONAL
EPSON
1-83
SPECIFICATION (X23A-A-001-12)
bit 7
HRTC Polarity Select
This bit selects the polarity of the HRTC pulse to the CRT.
When this bit = 1, the HRTC pulse is active high. When this bit = 0, the HRTC pulse is
active low.
bit 6
FPLINE Polarity Select
This bit selects the polarity of the FPLINE pulse to TFT/D-TFD or passive LCD.
When this bit = 1, the FPLINE pulse is active high for TFT/D-TFD and active low for
passive LCD. When this bit = 0, the FPLINE pulse is active low for TFT/D-TFD and
active high for passive LCD.
bits 3–0
HRTC/FPLINE Pulse Width Bits [3:0]
For CRT and TFT/D-TFD, these bits specify the pulse width of HRTC and FPLINE
respectively. For passive LCD, FPLINE is automatically created and these bits have no
effect.
HRTC/FPLINE pulse width (pixels) = (HRTC/FPLINE Pulse Width Bits [3:0] + 1)
× 8
The maximum HRTC pulse width is 128 pixels.
Note: This register must be programmed such that
(REG[05h] + 1)
≥ (REG[06h] + 1) + (REG[07h] bits [3:0] + 1)
REG[08h] bits 7–0 Vertical Display Height Bits [9:0]
REG[09h] bits 1–0 These bits specify the vertical display height.
Vertical display height (lines) = Vertical Display Height Bits [9:0] + 1
For CRT, TFT/D-TFD, and single passive LCD panel this register is programmed to:
(vertical resolution of the display) - 1,
e.g. EFh for a 240-line display.
For dual-panel passive LCD not in simultaneous display mode, this register is pro-
grammed to:
((vertical resolution of the display)/2) - 1, e.g. EFh for a 480-line display.
For all simultaneous display modes, this register is programmed to:
(vertical resolution of the CRT) - 1,
e.g. 1DFh for a 480-line CRT.
HRTC/FPLINE Pulse Width Register
REG[07h]
RW
HRTC
Polarity Select
FPLINE
Polarity Select
n/a
HRTC/FPLINE
Pulse Width Bit
3
HRTC/FPLINE
Pulse Width Bit
2
HRTC/FPLINE
Pulse Width Bit
1
HRTC/FPLINE
Pulse Width Bit
0
Table 8-4 FPLINE Polarity Selection
FPLINE Polarity Select
Passive LCD FPLINE Polarity
TFT/D-TFD FPLINE Polarity
0
active high
active low
1
active low
active high
Vertical Display Height Register 0
REG[08h]
RW
Vertical Dis-
play Height
Bit 7
Vertical Dis-
play Height
Bit 6
Vertical Dis-
play Height
Bit 5
Vertical Dis-
play Height
Bit 4
Vertical Dis-
play Height
Bit 3
Vertical Dis-
play Height
Bit 2
Vertical Dis-
play Height
Bit 1
Vertical Dis-
play Height
Bit 0
Vertical Display Height Register 1
REG[09h]
RW
n/a
Vertical Dis-
play Height
Bit 9
Vertical Dis-
play Height
Bit 8