73
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Note 1:
Stop mode stops the oscillators that are also the inputs to the frequency synthesizer. However, the
frequency synthesizer is not disabled and so its output is unstable. So, always set the system clock
to an external oscillator and disable the frequency synthesizer before entering stop mode.
Note 2:
. = f(X
in)/4 can be interchanged with. = f(Xin)/2 by setting CCR7 to “1”. The same flow chart applies to both
cases.
Note 3:
The input to the frequency synthesizer is independent of the system clock. It can be either X
in or XCin depend
ing on bit 3 of FSC. In the above flow, the input has been chosen to be the same as the system clock only for
simplicity. The oscillator selected to be the input to the frequency synthesizer must be enable before the
frequency synthesizer is enabled.
Note 4:
The input clock for the frequency synthesizer must be set to XC
in by setting FIN (bit 3 of FSC) to a "1" before
X
in oscillation can be disabled.
Note:
CPMA values shown assume single-chip mode with stack in one page.
Xin clock stopped
XCin clock on
PLL clock stopped
Φ=f(XC
in)/2
CPMA=BC, FSC=68
Xin clock stopped
XCin clock on
PLL clock on Note 3
Φ=f(XC
in)/2
CPMA7=BC, FSC=49
Xin clock stopped
XCin clock on
PLL clock on
Φ=f(PLL)/2
CPMA7=FC, FSC=49
Xin clock on
XCin clock on
PLL clock on
Φ=f(PLL)/2
CPMA=DC, FSC=41
Xin clock on
XCin clock on
PLL clock on Note 3
Φ=f(XC
in)/2
CPMA=9C, FSC=41
Xin clock on
XCin clock on
PLL clock stopped
Φ=f(XC
in)/2
CPMA=9C, FSC=60
Xin clock on
XCin clock on
PLL clock stopped
Φ=f(X
in)/4 Note 2
CPMA=1C, FSC=60
Xin clock on
XCin clock on
PLL clock on Note 3
Φ=f(X
in)/4 Note 2
CPMA=1C, FSC=41
Xin clock on
XCin clock on
PLL clock on
Φ=f(PLL)/2
CPMA=5C, FSC=41
Xin clock on
XCin clock stopped
PLL clock on
Φ=f(PLL)/2
CPMA=4C, FSC=41
Stop Note 1
Wait
Stop Note 1
Wait
Stop Note 1
Wait
Stop Note 1
Wait
RESET
FSC0
CPMA6
10
CPMA4
CPMA7
CPMA5 Note 4
10
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
FSC0
CPMA6
Xin clock on
XCin clock stopped
PLL clock stopped
Φ=f(X
in)/4 Note 2
CPMA=0C, FSC=60
Xin clock on
XCin clock stopped
PLL clock on Note 3
Φ=f(X
in)/4 Note 2
CPMA=0C FSC=41
Fig. 1.90. Clock Flow Diagram