- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69010 > M34502M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | M34502M4-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| 封裝： | 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24 |
| 文件頁數(shù)： | 57/96頁 |
| 文件大?。?/td> | 958K |
| 代理商： | M34502M4-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
60
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
All of the conditions stated on the preceeding page
(except the bad data toggle in the SETUP state case)
cause the device to send a STALL handshake for the
IN/OUT token in question. In the bad data toggle in
the SETUP stage case, the device sends ACK for the
SETUP stage and then sends STALL for the next IN/
OUT token. A STALL handshake caused by the
above conditions lasts for only one transaction and
terminates the ongoing control transfer. Any packet
after the STALL handshake will be seen as the begin-
ning of a new control transfer.
The CPU writes a “0” to clear this FORCE_STALL
status bit.
IN0CSR5 (SETUP_END): The USB FCU sets this bit
to a “1” if a control transfer has ended before the spe-
cific length of data is transferred during the data
phase. The CPU clears this bit by way of writing a “1”
to IN0CSR7. Once the CPU sees the SETUP_END
bit set, it should stop accessing the FIFO to service
the previous setup transaction. If OUT_PKT_RDY is
set at the same time that SETUP_END is set, it indi-
cates that the previous setup transaction ended and a
new SETUP token is in the FIFO.
IN0CSR6 and IN0CSR7: These bits are used to clear
IN0CSR0 and IN0CSR5 respectively. Writing a “1” to
these bits will clear the corresponding register bit.
The USB Endpoint x IN CSR, shown in Figure 1.63,
contains control and status information of the respec-
tive IN endpoint 1-4. The USB Endpoint Index Register
selects the specific endpoint.
INXCSR0
(IN_PKT_RDY)
and
INXCSR5
(TX_FIFO_NOT_EMPTY): These two bits are read
together to determine IN FIFO status. A “1” can be
written to the INXCSR0 bit by the CPU to indicate a
packet of data is written to the FIFO (See Chapter.
for detail).
INXCSR1 (UNDER_RUN): This bit is used in ISO
mode only to indicate to the CPU that a FIFO
underrun has occurred. The USB FCU sets this bit to
a “1” at the beginning of an IN token if no data packet
is in the FIFO. Setting this bit will cause the INST12
bit of the Interrupt Status Register 2 to set. The CPU
writes a “0” to clear this bit.
INXCSR2 (SEND_STALL): The CPU writes a “1” to
this bit when the endpoint is stalled (transmitter halt).
The USB FCU returns a STALL handshake while this
bit is set. The CPU writes a “0” to clear this bit.
Fig. 1.63. USB Endpoint x IN CSR (IN_CSR)
INXCSR7
INXCSR5 INXCSR4 INXCSR3
INXCSR2 INXCSR1 INXCSR0
MSB
7
LSB
0
INXCSR6
Address: 0059
16
Access: R/W
Reset: 00
16
INXCSR0
IN_PKT_RDY Bit (bit 0)(Write "1" only or Read)
0:
In packet is not ready
1:
In packet is ready
INXCSR1
UNDER_RUN Flag (bit 1)(Write "0" only or Read)
0:
No FIFO underrun
1:
FIFO underrun has occurred
INXCSR2
SEND_STALL Bit (bit 2)
0:
No action
1:
Stall IN Endpoint X by the CPU
INXCSR3
ISO/TOGGLE_INIT Bit (bit 3)
0:
Select non-isochronous transfer (0->1->0) reset data toggle to DATA0
1:
Select isochronous transfer
INXCSR4
INTPT Bit (bit 4)
0:
Select non-rate feedback interrupt transfer
1:
Select rate feedback interrupt transfer
INXCSR5
TX_NOT_EPT Flag (bit 5) (Read Only - Write "0")
0:
Transmit FIFO is empty
1:
Transmit FIFO is not empty
INXCSR6
FLUSH Bit (bit 6) (Write Only - Read "0")
0:
No action
1:
Flush the FIFO
INXCSR7
AUTO_SET Bit (bit 7)
0:
AUTO_SET disabled
1:
AUTO_SET enabled
相關PDF資料 |
PDF描述 |
|---|---|
| M34506M4-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| M34506E4FP | 4-BIT, OTPROM, MICROCONTROLLER, PDSO20 |
| M34508G4HFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20 |
| M34508G4GP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20 |
| M34508G4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M34506E4 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34506E4FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34506M2 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34506M2-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES |
| M34506M4 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。