- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377803 > M25PX32-VMW6E (意法半導(dǎo)體) 4 Mbit Uniform Sector, Serial Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M25PX32-VMW6E |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 4 Mbit Uniform Sector, Serial Flash Memory |
| 中文描述： | 4兆位統(tǒng)一部門(mén)，串行閃存 |
| 文件頁(yè)數(shù)： | 45/63頁(yè) |
| 文件大?。?/td> | 394K |
| 代理商： | M25PX32-VMW6E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)
M25PX32
Instructions
45/63
6.16
Sector Erase (SE)
The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data input (DQ0). Any address inside
the Sector (see
Table 4
) is a valid address for the Sector Erase (SE) instruction. Chip Select
(S) must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Figure 24
.
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Sector Erase cycle (whose duration is t
SE
) is
initiated. While the Sector Erase cycle is in progress, the Status Register may be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified
time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.
A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect
(BP2, BP1, BP0) bits (see
Table 3
and
Table 4
) is not executed.
Figure 24.
Sector Erase (SE)
instruction sequence
1.
Address bits A23 to A22 are Don’t care.
24 Bit Address
C
DQ1
AI13742
S
2
1
3
4
5
6
7
8
9
29 30 31
Instruction
0
23 22
2
0
1
MSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M25PX32-VMW6F | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25PX32-VMF6E | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25PX32-VMF6F | 4 Mbit Uniform Sector, Serial Flash Memory |
| M27128A | NMOS 128K 16K x 8 UV EPROM |
| M27128A-20F1 | NMOS 128K 16K x 8 UV EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M25PX32-VMW6EBA | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Trays |
| M25PX32-VMW6F | 功能描述:IC FLASH 32MBIT 75MHZ 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:Forté™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤(pán) 其它名稱(chēng):71P71804S200BQ |
| M25PX32-VMW6FBA | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Tape and Reel |
| M25PX32-VMW6Y | 制造商:Micron Technology Inc 功能描述:SERIAL NOR - Trays |
| M25PX32-VZM6E | 制造商:Micron Technology Inc 功能描述:SERIAL NOR - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 32MBIT 75MHZ 24TBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。