- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT388LE |
| 英文描述： | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|雙|優(yōu)稅PCM-30/E-1 |的CMOS | QFP封裝| 100引腳|塑料 |
| 文件頁數(shù)： | 42/80頁 |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT388LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
LXT384
—
Octal T1/E1/J1 Transceiver
42
Datasheet
Table 18. Software Reset Register, RES (0Ah)
Bit
Name
Function
7-0
RES7-RES0
Writing to this register initiates a 1 microsecond reset cycle, except in Intel non-
multiplexed mode. This operation sets all LXT384 registers to their default values.
When using Intel non-multiplexed host mode, extend cycle time to 2 microseconds.
Please refer to Host Mode section for details.
Table 19. Performance Monitoring Register, MON (0Bh)
Bit
Name
Function
3-0
A3:A0
Protected Monitoring selection. See
Table 1
,
page 15
.
4-7
reserved
Reserved.
Table 20. Digital Loopback Register, DL (0Ch)
Bit
1
Name
Function
2
7-0
DL7-DL0
Setting a bit to
“
1
”
enables digital loopback for the respective transceiver.
1. On power up all register bits are set to
“
0
”
.
2. During digital loopback LOS and TAOS stay active and independent of TCLK, while data received on
TPOS/TNEG/CKLK is looped back to RPOS/RNEG/RCLK.
Table 21. LOS/AIS Criteria Register, LCS (0Dh)
Bit
1
Name
Function
2
7-0
LCS7-LCS0
T1 Mode
Don
’
t care. T1.231 compliant LOS/AIS detection is used.
E1 Mode
Setting a bit to
“
1
”
selects the ETSI 300233 LOS. Setting a bit to
“
0
”
selects G.775
LOS mode. AIS works correctly for both ETSI and ITU when the bit is cleared to
“
0
”
.
See errata 10.3 or higher for a way to implement ETSI LOS and AIS.
1. On power-on reset the register is set to
“
0
”
.
2. T1 or E1 operation mode is determined by the PSDAT settings.
Table 22. Automatic TAOS Select Register, ATS (0Eh)
Bit
1
Name
Function
7-0
ATS7-ATS0
Setting a bit to
“
1
”
enables automatic TAOS generation whenever a LOS condition is
detected in the respective transceiver.
1. On power-on reset the register is set to
“
0
”
.
2. This feature is not available in data recovery and line driver mode (MCLK= High and TCLK = High).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:155 Mbps SDH/SONET/ATM Transceiver |
| LXT6155LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。