參數(shù)資料
型號(hào)： LXT384LE
元件分類： 通信、網(wǎng)絡(luò)模塊及開發(fā)工具
英文描述： Telecomm/Datacomm
中文描述： 電信/數(shù)據(jù)通信
文件頁數(shù)： 34/80頁
文件大小： 1112K
代理商： LXT384LE
LXT384
—
Octal T1/E1/J1 Transceiver
34
Datasheet
The monitored line signal (input or output) goes through channel 0 clock and data recovery. The
signal can be observed digitally at the RCLK/RPOS/RNEG outputs. This feature can also be used
to create timing interfaces derived from a E1 signal. Channel 0 also displays the appropriate LOS
state for the monitored channel, both in transmit and receive directions.
In addition, channel 0 can be configured to a Remote Loopback while in monitoring mode (TCLK0
must be active in order for this operation to take place). This will output the same data as in the
signal being monitored at the channel 0 output (TTIP/TRING). The output signal can then be
connected to a standard test equipment with an E1 electrical interface for monitoring purposes (non
-intrusive monitoring).
2.9
Hitless Protection Switching (HPS)
The LXT384 transceivers include an output driver tristatability feature for T1/E1 redundancy
applications. This feature greatly reduces the cost of implementing redundancy protection by
eliminating external relays. Please refer to Application Note 119 for guidelines for implementing
redundancy systems for both T1 and E1 operation using the LXT380/1/4/6/8.
2.10
Operation Mode Summary
Table 4
lists summarizes all the LXT384 hardware settings and corresponding operating modes.
Table 4. Operation Mode Summary
MCLK
TCLK
LOOP
1
Receive Mode
Transmit Mode
Loopback
Clocked
Clocked
Open
Data/Clock recovery
Pulse Shaping ON
No Loopback
Clocked
Clocked
L
Data/Clock recovery
Pulse Shaping ON
Remote Loopback
Clocked
Clocked
H
Data/Clock recovery
Pulse Shaping ON
Analog Loopback
Clocked
L
Open
Data/Clock recovery
Power down
No Loopback
Clocked
L
L
Data/Clock Recovery
Power down
No effect on op.
Clocked
L
H
Data/Clock Recovery
Power down
No Analog Loopback
Clocked
H
Open
Data/Clock Recovery
Transmit All Ones
No Loopback
Clocked
H
L
Data/Clock Recovery
Pulse Shaping ON
Remote Loopback
Clocked
H
H
Data/Clock Recovery
Transmit All Ones
No effect on op.
L
Clocked
Open
Power Down
Pulse Shaping ON
No Loopback
L
Clocked
L
Power Down
Pulse Shaping ON
No Remote Loopback
L
Clocked
H
Power Down
Pulse Shaping ON
No effect on op.
L
H
Open
Power Down
Pulse Shaping OFF
No Loopback
L
H
L
Power Down
Pulse Shaping OFF
No Remote Loop
L
H
H
Power Down
Pulse Shaping OFF
No effect on op.
L
L
X
Power Down
Power down
No Loopback
H
Clocked
Open
Data Recovery
Pulse Shaping ON
No Loopback
H
Clocked
L
Data Recovery
Pulse Shaping OFF
Remote Loopback
1. Hardware mode only.
相關(guān)PDF資料
PDF描述
LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
LXT386LE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400JE Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler
LXT6155LE Telecomm/Datacomm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT386 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:QUAD T1/E1/J1 Transceiver
LXT386BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
LXT386LE 制造商:LEVEL1 功能描述:
LXT388LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*